

200ball FBGA Specification

4Gb LPDDR4X (x16, 2 Channel, 1 CS)




Ordering Information

Part Number	Mode	Operation Voltage	Density	Speed	Package	Operating Temperature
DN4H04GCMPDI4-C2	LPDDR4X	1.8V/1.1/0.6	4Gb (x16, 2 Channel)	3200	200Ball FBGA (Lead & Halogen Free)	0°C ~ 95°C
DN4H04GCMPDI4-C2I	LPDDR4X	1.8V/1.1/0.6	4Gb (x16, 2 Channel)	3200	200Ball FBGA (Lead & Halogen Free)	-40°C ~ 95°C



Functional Block Diagram





1. FEATURES


[LPDDR4X]

- \cdot VDD1 = 1.8V (1.7V to 1.95V)
- \cdot VDD2 = 1.1V (1.06V to 1.17V)
- \cdot VDDQ = 0.6V (0.57V to 0.65V)
- · Programmable CA ODT and DQ ODT with VSSQ termination
- · VOH compensated output driver
- · Single data rate command and address entry
- · Double data rate architecture for data Bus;
- two data accesses per clock cycle
- · Differential clock inputs (CK_t, CK_c)
- · Bi-directional differential data strobe (DQS_t, DQS_c)
- · DMI pin support for write data masking and DBIdc functionality
- · Programmable RL (Read Latency) and WL (Write Latency)
- · Burst length: 16 (default), 32 and On-the-fly
- On the fly mode is enabled by MRS
- · Auto refresh and self refresh supported
- · All bank auto refresh and directed per bank auto refresh supported
- · Auto TCSR (Temperature Compensated Self Refresh)
- · PASR (Partial Array Self Refresh) by Bank Mask and Segment Mask
- · Background ZQ Calibration



2. Package ballout & Addressing

- 2.1. FBGA package
- 2.1.1. 200 balls, 10x15mm², 0.8 x 0.65mm pitch



Top View

200ball LPDDR4 (2CH) only



Notes:


- 1. 0.8mm itch (X-axis), 0.65mm pitch (Y-axis), 22 rows
- 2. Top View, A1 in top left corner
- 3. ODT_CA_[x] balls are wired to ODT_CA)_[x] pads of Rank 0 DRAM die. The ODT input to other rank (if present) will be connected to VSS in the package.
- 4. ZQ2, CKE2_A, CKE2_B, CS2_A, and CS2_B balls are reserved for 3-rank package. For 1-rank and 2-rank package those balls are NC

REV 1.0 5 *DLI Memory, Inc.* 08/2023



2.2. Mechanical specification

200 Ball 0.65/0.80mm pitch 10.00mm x 15.00mm FBGA [t = 1.00mm max]





2.3. Pin Description

Symbol	Туре	Description
CK_t_A, CK_c_A	Input	Clock: CK_t and CK_c are differential clock inputs. All address, command,
CK_t_B, CK_c_B		and control input signals are sampled on the crossing of the positive edge of
		CK_t and the negative edge of CK_c. AC timings for CA parameters are refer-
		enced to CK. Each channel (A & B) has its own clock pair.
CKE_A	Input	Clock Enable: CKE HIGH activates and CKE LOW deactivates the internal
CKE_B		clock circuits, input buffers, and output drivers. Power-saving modes
		are entered and exited via CKE transitions.
		CKE is part of the command code. Each channel (A & B) has its own CKE sig-
		nal.
CS_A	Input	Chip Select: CS is part of the command code. Each channel (A & B)
CS_B		has its own CS signal.
CA[5:0]_A,	Input	Command/Address Inputs: Provide the Command and Address in-
CA[5:0]_B		puts according to the Command Truth Table. Each channel (A&B) has
		its own CA signals.
ODT_CA_A	Input	CA ODT Control: The ODT_CA pin is used in conjunction with the
ODT_CA_B		Mode Register to turn on/off the On-Die-Termination for CA pins.
DQ[15:0]_A,	I/O	Data Input/Output: Bi-direction data bus.
DQ[15:0]_B		
DQS[1:0]_t_A,	I/O	Read Strobe: DQS_t and DQS_c are bi-directional differential output
DQS[1:0]_c_A,		clock signals used to strobe data during a READ or WRITE. The Data
DQS[1:0]_t_B,		Strobe is generated by the DRAM for a READ and is edge-aligned with
DQS[1:0]_c_B		Data. The Data Strobe is generated by the Memory Controller for a
		WRITE and is center aligned with Data. Each byte of data has a Data
		Strobe signal pair.
		Each channel (A & B) has its own DQS strobes.
DMI[1:0]_A,	I/O	Data Mask Inversion: DMI is a bi-directional signal which is driven
DMI[1:0]_B		HIGH when the data on the data bus is inverted, or driven LOW when
		the data is in its normal state. Data Inversion can be disabled via a
		mode register setting. Each byte of data has a DMI signal. Each chan-
		nel (A & B) has its own DMI signals. This signal is also used along with
		the DQ signals to provide write data masking information to the
		DRAM. The DMI pin function - Data Inversion or Data Mask - depends
		on Mode Register Setting.
ZQ	Reference	Calibration Reference: Used to calibrate the output drive strength
_		and the termination resistance. There is one ZQ pin per die. The ZQ
		pin shall be connected to VDDQ through a 240- Ω ± 1% resistor.
VDD1, VDD2, VDDQ	Supply	Power Supplies: Isolated on the die for improved noise immunity.
	''' /	
	1	I and the second



Symbol	Туре	Description
VSS	GND	Ground Reference: Power supply ground reference.
RESET_n	Input	RESET: When asserted LOW, the RESET pin resets both channels of
		the die.

Note:

^{1. &}quot;_A" and "_B" indicate DRAM channel. "_A" pads are present in all devices. "_B" pads are present in dual channel SDRAM devices only



3. Functional Description

LPDDR4-SDRAM is a high-speed synchronous DRAM device internally configured with either 1 or 2 channels. Single-channel is comprised of 8-banks with from 1 Gb to 16 Gb per channel density. Dual-channel is comprised of 8-banks with from 2 Gb to 32 Gb per channel density. These devices contain the following number of bits:

Single-channel SDRAM devices contain the following number of bits:

1Gb has 1,073,741,824 bits

2Gb has 2,147,483,648 bits

3Gb has 3,221,225,472 bits

4Gb has 4,294,967,296 bits

6Gb has 6,442,450,944 bits

8Gb has 8,589,934,592 bits

12Gb has 12,884,901,888 bits

16Gb has 17,179,869,184 bits

Dual-channel SDRAM devices contain the following number of bits:

2Gb has 2,147,483,648 bits

4Gb has 4,294,967,296 bits

6Gb has 6,442,450,944 bits

8Gb has 8,589,934,592 bits

12Gb has 12,884,901,888 bits

16Gb has 17,179,869,184 bits

24Gb has 25,769,803,776 bits

32Gb has 34,359,738,368 bits

LPDDR4 devices use multi cycle of single data rate architecture on the Command/Address (CA) bus to reduce the number of input pins in the system. The 6-bit CA bus contains command, address and bank information. Each command uses two clock cycles, during which command information is transferred on positive edge of the corresponding clock.

These devices also use a double data rate architecture on the DQ pins to achieve high speed operation. The double data rate architecture is essentially an 16n prefetch architecture with an interface designed to transfer two data bits per DQ every clock cycle at the I/O pins. A single read or write access for the LPDDR4 SDRAM effectively consists of a single 16n-bit wide, one clock cycle data transfer at the internal DRAM core and eight corresponding n-bit wide, one-half-clock-cycle data transfers at the I/O pins.

Read and write accesses to the LPDDR4 SDRAMs are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an Activate command, which is then followed by a Read or Write command. The address and



BA bits registered coincident with the Activate command are used to select the row and the bank to be accessed. The address bits registered coincident with the Read, Write or Mask Write command are used to select the bank and the starting column location for the burst access.

Prior to normal operation, the LPDDR4 SDRAM must be initialized. The following section provides detailed information covering device initialization, register definition, command description and device operation



3.1. LPDDR4 SDRAM Addressing

Mem (per	ory Density Die)	2Gb	4Gb	6Gb	8Gb	12Gb	16Gb
Memory Density (per channel)		1Gb	2Gb			6Gb	8Gb
Confi	guration	8 Mb x 16 DQ x 8 banks x 2 channels	16 Mb x 16 DQ x 8 banks x 2 channels	24 Mb x 16 DQ x 8 banks x 2 channels	32 Mb x 16 DQ x 8 banks x 2 channels	48Mb x 16DQ x 8 banks x 2 channels	64 Mb x 16 DQ x 8 banks x 2 channels
	oer of Chan- oer die	2	2	2	2	2	2
	oer of Banks hannel	8	8	8	8	8	8
	Pre-fetch per channel)	256	256	256	256	256	256
Number of Rows per Channel		8,192	16,384	24,576	32,768	49,152	65,536
umns	er of Col- (fetch daries)	64	64	64	64	64	64
Page	Size (Bytes)	2048	2048	2048	2048	2048	2048
	nel Density per channel)	1,073,741,824	2,147,483,648	3,221,225,472	4,294,967,296	6,442,450,944	8,589,934,592
Total per d	Density (Bits ie)	2,147,483,648	4,294,967,296	6,442,450,944	8,589,934,592	12,884,901,88 8	17,179,869,18 4
Bank	Address	BA0 - BA2	BA0 - BA2	BA0 - BA2	BA0 - BA2	BA0 - BA2	BA0 - BA2
Row Addresses		R0 - R12	R0 - R13	R0 – R14 (R13=0 when R14=1)	R0 - R14	R0 – R15 (R14=0 when R15=1)	R0 - R15
	Column Addresses	C0 - C9	C0 - C9	C0 - C9	C0 - C9	C0 - C9	C0 - C9
Burst Starting Address Boundary		64-bit	64-bit	64-bit	64-bit	64-bit	64-bit

^{1.} The lower two column addresses (C0-C1) are assumed to be "zero" and are not transmitted on the CA bus.

^{2.} Row and Column address values on the CA bus that are not used for a particular density is required to at valid logic levels.

^{3.} For non-binary memory densities, only half of the row address space is valid. When the MSB address bit is "HIGH", then the MSB-1 address bit must be "LOW".

^{4.} The row address input which violates restriction described in note 3 in this table may result in undefined or vendor specific behavior. Consult memory vendor for more information.



3.2. Simplified State Diagram

The state diagram provides a simplified illustration of the bus interface, supported state transitions, and the commands that control them. For a complete description of device behavior, use the information provided in the state diagram with the truth tables and timing specifications. The truth tables describe device behavior and applicable restrictions when considering the actual state of all banks. For command descriptions, see the Commands and Timing section.




Figure - Simplified State Diagram



a) FIFO based Write/Read Timing b) Read DQ Calibration Automatic sequence Command sequence MPC FIFO **FIFO** MPC MPC RD DQ MPC MPC MPC **RDTR** Calibration training MRW MPC MRW DMRW c) ZQ Cal Start d) ZQ Cal Latch ZO Cal ZO Cal MPC MPC Start Latch

Figure - Simplified Bus Interface State Diagram

Notes:

- 1. From the Self-Refresh state the device can enter Power-Down, MRR, MRW, or MPC states. See the section on Self-Refresh for more information.
- 2. In IDLE state, all banks are pre-charged.
- 3. In the case of a MRW command to enter a training mode, the state machine will not automatically return to the IDLE state at the conclusion of training. See the applicable training section for more information.
- 4. In the case of a MPC command to enter a training mode, the state machine may not automatically return to the IDLE state at the conclusion of training. See the applicable training section for more information.
- 5. This simplified State Diagram is intended to provide an overview of the possible state transitions and the commands to control them. In particular, situations involving more than one bank, the enabling or disabling of on-die termination, and some other events are not captured in full detail.
- 6. States that have an "automatic return" and can be accessed from more than one prior state (Ex. MRW from either Idle or Active states) will return to the state from when they were initiated (Ex. MRW from Idle will return to Idle).
- 7. The RESET_n pin can be asserted from any state, and will cause the SDRAM to go to the Reset State. The diagram shows RESET applied from the Power-On as an example, but the Diagram should not be construed as a restriction on RESET_n.

REV 1.0 08/2023 DLI Memory, Inc.

Range1: 27.2% of VDDQ



Vref(DQ) Value

3.2.1. Power-up and Initialization

For power-up and reset initialization, in order to prevent DRAM from functioning improperly, default values of the following MR settings are defined as following table.

Item MRS Default setting Description FS-OP/WR[0] are enabled FSP-OP/WR MR13 OP[7:6] 00B WLS MR2 OP[6] 0B Write Latency Set 0 is selected WL MR2 OP[5:3] 000B WL = 4RL MR2 OP[2:0] RL = 6, nRTP = 8000B nWR nWR = 6MR1 OP[6:4] 000B DBI-WR/RD MR3 OP[7:6] 00B Write & Read DBI are disabled CA ODT MR11 OP[6:4] 000B CA ODT is disabled DQ ODT MR11 OP[2:0] 000B DQ ODT is disabled MR12 OP[6] Vref(ca) Setting 1B Vref(ca) Range[1] enabled Vref(ca) value MR12 OP[5:0] 001101B Range1: 27.2% of VDD2 Vref(DQ) Setting MR14 OP[6] 1B Vref(DQ) Range[1] enabled

Table - MRS defaults settings

3.2.1.1. Voltage Ramp and Device Initialization

MR14 OP[5:0]

The following sequence shall be used to power up the LPDDR4 device. Unless specified otherwise, these steps are mandatory. Note that the power-up sequence of all channels must proceed simultaneously.

001101B

1. While applying power (after Ta), RESET_n is recommended to be LOW (≤0.2 x VDD2) and all other inputs must be between VILmin and VIHmax. The device outputs remain at High-Z while RESET_n is held LOW. Power supply voltage ramp requirements are provided in Table "Voltage Ramp Conditions". VDD1 must ramp at the same time or earlier than VDD2. VDD2 must ramp at the same time or earlier than VDDQ.

After	Applicable Conditions
Ta is reached	VDD1 must be greater than VDD2
ra is reactica	VDD2 must be greater than VDDQ - 200mV

Table - Voltage Ramp Conditions

Note:

- 1. Ta is the point when any power supply first reaches 300mV.
- 2. Voltage ramp conditions in above table apply between Ta and power-off (controlled or uncontrolled).
- 3. Tb is the point at which all supply and reference voltages are within their defined ranges.
- 4. Power ramp duration tINITO (Tb-Ta) must not exceed 20ms.
- 5. The voltage difference between any of VSS and VSSQ pins must not excess 100mV.
- 2. Following the completion of the voltage ramp (Tb), RESET_n must be maintained LOW. DQ, DMI, DQS_t and DQS_c voltage levels must be between Vssq and Vddq during voltage ramp to avoid latch-up. CKE, CK_t, CK_c, CS_n and CA input levels must be between Vss and VDD2 during voltage ramp to avoid latch-up.
- 3. Beginning at Tb, RESET_n must remain LOW for at least tINIT1(Tc), after which RESET_n can be de-asserted to HIGH(Tc). At least 10ns before Reset_n de-assertion, CKE is required to be set LOW. All other input signals are "Don't Care".

REV 1.0 14 **DLI Memory, Inc.** 08/2023






Figure - Power Ramp and Initialization Sequence

Note

- 1. Training is optional and may be done at the system architects discretion. The training sequence after ZQ_CAL Latch(Th, Sequence7~9) in the above figure, is simplified recommendation and actual training sequence may vary depending on systems.
- 4. After RESET_n is de-asserted(Tc), wait at least tINIT3 before activating CKE. Clock(CK_t,CK_c) is required to be started and stabilized for tINIT4 before CKE goes active(Td). CS is required to be maintained LOW when controller activates CKE.
- 5. After setting CKE high, wait minimum of tINIT5 to issue any MRR or MRW commands(Te). For both MRR and MRW commands, the clock frequency must be within the range defined for tCKb. Some AC parameters (for example, tDQSCK) could have relaxed timings (such as tDQSCKb) before the system is appropriately configured.
- 6. After completing all MRW commands to set the Pull-up, Pull-down and Rx termination values, the DRAM controller can issue ZQCAL Start command to the memory(Tf). This command is used to calibrate VOH level and output impedance over process, voltage and temperature. In systems where more than one LPDDR4 DRAM devices share one external ZQ resistor, the controller must not overlap the ZQ calibration sequence of each LPDDR4 device. ZQ calibration sequence is completed after tZQCAL (Tg) and the ZQCAL Latch command must be issued to update the DQ drivers and DQ+CA ODT to the calibrated values.
- 7. After tZQLAT is satisfied (Th) the command bus (internal VREF(ca), CS, and CA) should be trained for high-speed operation by issuing an MRW command (Command Bus Training Mode). This command is used to calibrate the device's internal VREF and align CS/CA with CK for high-speed operation. The LPDDR4 device will power-up with receivers configured for low-speed operations, and VREF(ca) set to a default factory setting. Normal device operation at clock speeds higher than tCKb may not be possible until command bus training has been completed.

The command bus training MRW command uses the CA bus as inputs for the calibration data stream, and outputs the

REV 1.0 08/2023 DLI Memory, Inc.



results asynchronously on the DQ bus. See command bus training in the MRW section for information on how to enter/exit the training mode.

- 8. After command bus training, DRAM controller must perform write leveling. Write leveling mode is enabled when MR2 OP[7] is high(Ti). See write leveling section for detailed description of write leveling entry and exit sequence. In write leveling mode, the DRAM controller adjusts write DQS_t/_c timing to the point where the LPDDR4 device recognizes the start of write DQ data burst with desired write latency.
- 9. After write leveling, the DQ Bus (internal VREF(dq), DQS, and DQ) should be trained for high-speed operation using the MPC training commands and by issuing MRW commands to adjust VREF(dq)(Tj). The LPDDR4 device will power-up with receivers configured for low-speed operations and VREF(dq) set to a default factory setting. Normal device operation at clock speeds higher than tCKb should not be attempted until DQ Bus training has been completed. The MPC Read Calibration command is used together with MPC FIFO Write/Read commands to train DQ bus without disturbing the memory array contents. See DQ Bus Training section for detailed DQ Bus Training sequence.
- 10. At Tk the LPDDR4 device is ready for normal operation, and is ready to accept any valid command. Any more registers that have not previously been set up for normal operation should be written at this time.

	Table - Initialization Tilling Farameters												
Parameter	Val	ue	Unit	Comment									
arameter	Min	Max	Oille										
tINIT0		20	ms	Maximum Voltage Ramp Time									
tINIT1	200		us	Minimum RESET_n LOW time after completion of voltage ramp									
tINIT2	10	10		Minimum CKE LOW time before RESET_n goes HIGH									
tINIT3	2		ms	Minimum CKE LOW time after RESET_n goes HIGH									
tINIT4	5		tCK	Minimum stable clock before first CKE HIGH									
tINIT5	2		us	Minimum idle time before first MRW/MRR command									
tZQCAL	1		us	ZQ Calibration time									
tZQLAT	Max(30ns.8tCK)		ns	ZQCAL latch quite time									
tCKb	tCKb Note 1, 2 Note 1, 2		ns	Clock cycle time during boot									

Table - Initialization Timing Parameters

Notes

- 1. Min tCKb guaranteed by DRAM test is 18ns.
- 2. The system may boot at a higher frequency than dictated by min tCKb. The higher boot frequency is system dependent

3.2.1.2. Reset Initialization with Stable Power

The following sequence is required for RESET at no power interruption initialization.

- 1. Assert RESET_n below 0.2 x VDD2 anytime when reset is needed. RESET_n needs to be maintained for minimum tPW_RESET. CKE must be pulled LOW at least 10 ns before de-asserting RESET_n.
- 2. Repeat steps 4 to 10 in "3.2.1.1. Voltage Ramp and Device Initialization" section.

Table - Reset Timing Parameter

Parameter	Va	lue	Unit	Comment
1 arameter	Min	Max	Oilit	Comment
tPW_RESET	100 - ns		ns	Minimum RESET_n low time for Reset Initialization with stable power

REV 1.0 16 **DLI Memory, Inc.** 08/2023



3.2.2. Power-off Sequence

3.2.2.1. Controlled Power-off

The following procedure is required to power off the device.

While powering off, CKE must be held LOW (≤0.2 X VDD2) and all other inputs must be between VILmin and VIHmax. The device outputs remain at High-Z while CKE is held LOW. DQ, DMI, DQS_t and DQS_c voltage levels must be between VSSQ and VDDQ during voltage ramp to avoid latch-up. RESET_n, CK_t, CK_c, CS and CA input levels must be between VSS and VDD2 during voltage ramp to avoid latch-up.

Tx is the point where any power supply drops below the minimum value specified.

Tz is the point where all power supplies are below 300mV. After TZ, the device is powered off.

Table - Power Supply Conditions for Power-off

Between	Applicable Conditions
TX and TZ	VDD1 must be greater than VDD2
TX driu TZ	VDD2 must be greater than VDDQ - 200mV

Note: The voltage difference between any of VSS, VSSQ pins must not exceed 100mV

3.2.2.2. Uncontrolled Power-off Sequence

When an uncontrolled power-off occurs, the following conditions must be met:

At Tx, when the power supply drops below the minimum values specified, all power supplies must be turned off and all power supply current capacity must be at zero, except any static charge remaining in the system.

After Tz (the point at which all power supplies first reach 300mV), the device must power off. During this period the relative voltage between power supplies is uncontrolled. VDD1 and VDD2 must decrease with a slope lower than 0.5V/ µs between Tx and Tz.

An uncontrolled power-off sequence can occur a maximum of 400 times over the life of the device.

Table - Timing Parameters for Power-off

Symbol	Va	lue	Unit	Comment	
Symbol	Min	Max]	Comment	
tPOFF		2	S	Maximum Power-off ramp time	

REV 1.0 08/2023 DLI Memory, Inc.



3.3. Mode Register Definition

Table below shows the mode registers for LPDDR4 SDRAM. Each register is denoted as "R" if it can be read but not written, "W" if it can be written but not read, and "R/W" if it can be read and written. A Mode Register Read command is used to read a mode register. A Mode Register Write command is used to write a mode register.

Table. Mode Register Assignment

MR#	MA <5:0>	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	ОР0	Link
0	00H	Device Information	R	CATR	RF	=U	RZ	'QI	RFU	Latency Mode	Refresh Mode	MR0
1	01H	Device Feature 1	W	RPST	RPST nWR (for AP) RD- WR- PRE PRE BL						MR1	
2	02H	Device Feature 2	W		WR Lev WLS WL RL					MR2		
3	03H	IO Configuration 1	W	DBI- WR	DBI- RD		PDDS		PPRP	WR-PST	PU-CAL	MR3
4	04H	Refresh Rate	R/W	TUF	Therma	l Offset	PPRE	SR Abort		Refresh Rat	:e	MR4
5	05H	Basic Configuration 1	R			L	PDDR4 Mar	nufacturer 1	ĪD			MR5
6	06H	Basic Configuration 2	R				Revisio	on ID-1				MR6
7	07H	Basic Configuration 3	R				Revisio	on ID-2				MR7
8	08H	Basic Configuration 4	R	IO V	Vidth		Der	nsity		Ту	γpe	MR8
9	09H	Test Mode	W			Ve	endor Speci	fic Test Mo	de			MR9
10	0AH	ZQ Reset	W				RFU				ZQ Reset	MR10
11	0BH	ODT Feature	W	RFU		CA ODT		RFU		DQ ODT		MR11
12	0CH	VREF(ca) R0	R/W	RFU	VR-CA			VREF(ca)				MR12
13	0DH	Functional options	W	FSP-OP	FSP-WR	DMD	RRO	VRCG	VRO	RPT	CBT	MR13
14	0EH	VREF(dq)	R/W	RFU	VR(dq)			VRE	F(dq)			MR14
15	0FH	Invert Register 0	W			Lower I	Byte Invert	for DQ Cal	libration MI			
16	10H	PASR Bank	W				PASR Ba	nk Mask				MR16
17	11H	PASR Segment	W				PASR Seg	ment Mask				MR17
18	12H	DQS Oscillator 1	R			DC	QS Oscillato	r Count - L	.SB			MR18
19	13H	DQS Oscillator 2	R			DÇ	S Oscillato	r Count - M	1SB			MR19
20	14H	Invert Register 1	W			Upper I	Byte Invert	for DQ Cal	libration			MR20
21	15H	Vendor Specific	N/A				RI	FU				MR21
22	16H	SOC ODT Feature	W	RI	=U	ODTD-CA	ODTE-CS	ODTE-CK		CODT		MR22
23	17H	DQS Oscillator Run Time	W		DO	QS Oscillat	or Interval	Timer Run	Time Sett	ing		MR23
24	18H	TRR	R/W	TRR	TRR	Bank Add	ress	U-MAC		MAC Value	2	MR24
25	19H	PPR Resource	R			Post	Package R	epair Reso	urces			MR25
26	1AH	RFU	N/A			R	Reserved fo	r Future Us	se			MR26
27	1BH	RFU	N/A			R	Reserved fo	r Future Us	se			MR27
28	1CH	RFU	N/A							MR28		
29	1DH	RFU	N/A			R	Reserved fo	r Future Us	se			MR29
30	1EH	RFU	N/A			R	Reserved fo	r Future Us	se			MR30
31	1FH	RFU	N/A			R	Reserved fo	r Future Us	se			MR31
32	20H	DQ Calibration - Pattern A	W			See	e "DQ Calib	ration" sec	tion			MR32
33:39	21H:27H	DNU	N/A				Do No	ot Use				



MR#	MA <5:0>	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	ОР0	Link
40	28H	DQ Calibration - Pattern B	W		See "DQ Calibration" section						MR40	
41:47	29H:2FH	DNU	N/A		Do Not Use							
48:63	30H:3FH	RFU	N/A		Reserved for Future Use							

- 1. RFU bits should be set to '0' during mode register writes
- 2. RFU bits should be read as '0' during mode register reads
- 3. All mode registers that are specified as RFU or Write-only shall return undefined data when read and DQS_t/DQS_c shall be toggled
- 4. All mode registers that are specified as RFU shall not be written
- 5. See vendor device datasheet for details on vendor-specific mode registers
- 6. Writes to Read-only registers shall have no effect on the functionality of the device

3.3.1. MR0 Register Information (MA[5:0] = 00H)

Ī	OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
ĺ	CATR	DE	 -U	D7	OI	RFU	Latency	Refresh
	CATK	KI	-0	KZ.	.QI	KFU	Mode	Mode

Function	Register Type	Operand	Data	Notes
Refresh Mode		OP[0]	0B: Both legacy & modified refresh mode supported 1B: Only modified refresh mode supported	
Latency Mode	OP[1] 1E		0B: Device supports normal latency 1B: Device supports byte mode latency	6,7
RZQI (Built-in Self-Test for RZQ)	Read-only	OP[4:3]	00B: RZQ Self-Test Not Supported 01B: ZQ pin may connect to VSS or float 10B: ZQ-pin may short to VDDQ 11B: ZQ-pin Self-Test Completed, no error condition detected (ZQ-pin may not connect to VDDQ or float, nor short to VSS)	1,2,3,4
CATR (CA Terminating Rank)		OP[7]	0B: CA for this rank is not terminated 1B: CA for this rank can be terminated	5

Notes:

- 1. RZQI MR value, if supported, will be valid after the following sequence:
 - a. Completion of MPC ZQCAL Start command to either channel.
 - b. Completion of MPC ZQCAL Latch command to either channel then tZQLAT is satisfied. RZQI value will be lost after Reset.
- 2. If the ZQ-pin is connected to VSSQ to set default calibration, OP[4:3] shall be set to 01B. If the ZQ-pin is not connected to VSSQ, either OP[4:3] = 01B or OP[4:3] = 10B might indicate might indicate a ZQ-pin assembly error. It is recommended that the assembly error is corrected.
- 3. In the case of possible assembly error, the LPDDR4-SDRAM device will default to factory trim settings for RON, and will ignore ZQ Calibration commands. In either case, the device may not function as intended.
- 4. If ZQ Self-Test returns OP[4:3] = 11B, the device has detected a resistor connected to the ZQ-pin. However, this result cannot be used to validate the ZQ resistor value or that the ZQ resistor tolerance meets the specified limits (i.e. $240\Omega \pm 1\%$).
- 5. CATR functionality may not provide right information whether CA termination is turned on or not. However, CA termination is required to be decided with the combination of MR22 OP[5] and MR11 OP[6:4] which shows CA ODT values. It is recommended for user to have CATR information with the combination ODT_PAD and MR11 OP[6:4]. MR0 OP[7] indicate 1'B only when MR22 OP[5] is high and MR11 OP[6:4] is not 000'b.
- 6. For the byte mode LPDDR4 SDRAM device, longer latency is required. The LPDDR4 SDRAM device will set MR0 OP[1]=1 to indicate which latencies are supported. See section for byte-mode latency for the details.

REV 1.0 19 **DLI Memory, Inc.** 08/2023



7. Devices not intended to be combined with byte mode devices are not required to support byte mode latency.

3.3.2. MR1 Register Information (MA[5:0] = 01H)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]	
RPST	n	WR (for Al	P)	RD-PRE	WR-PRE	BL		

Function	Register Type	Operand	Data	Notes
BL (Burst Length)		OP[1:0]	00B: BL=16 Sequential (default) 01B: BL=32 Sequential 10B: BL=16 or 32 Sequential (on-the-fly) All Others: Reserved	1,5,6
WR-PRE (WR Pre-amble Length)	OP[2] 1B: WR Pre-amble = 2nCK (default		0B: Reserved 1B: WR Pre-amble = 2nCK (default)	5,6
RD-PRE (RD Pre-amble Type)		OP[3]	0B: RD Pre-amble = Static (default) 1B: RD Pre-amble = Toggle	3,5,6
nWR (Write-Recovery for Auto Precharge commands)	Write-only	OP[6:4]	000B: nWR = 6 (default) 001B: nWR = 10 010B: nWR = 16 011B: nWR = 20 100B: nWR = 24 101B: nWR = 30 110B: nWR = 34 111B: nWR = 40	2,5,6
RPST (RD Post-amble Length)		OP[7]	0B: RD Post-amble = 0.5*tCK (default) 1B: RD Post-amble = 1.5*tCK	4,5,6

- 1. Burst length on-the-fly can be set to either BL=16 or BL=32 by setting the "BL" bit in the command operands. See the Command Truth Table.
- 2. The programmed value of nWR is the number of clock cycles the LPDDR4-SDRAM device uses to determine the starting point of an internal Pre-charge operation after a Write burst with AP (auto-pre-charge) enabled. See Table, "Frequency Ranges for RL, WL, and nWR Settings" later in this section
- 3. For Read operations this bit must be set to select between a "toggling" pre-amble and a "Non-toggling" pre-amble. See the pre-amble section for a drawing of each type of pre-amble.
- 4. OP[7] provides an optional READ post-amble with an additional rising and falling edge of DQS_t. The optional postamble cycle is provided for the benefit of certain memory controllers.
- 5. There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address.
- 6. There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device, and may be changed without affecting device operation.

REV 1.0 20 **DLI Memory, Inc.** 08/2023



3.3.2.1. Burst Sequence

Table - Burst Sequence for Read

Burst	Rurst					_											Burs	st Cy	/cle	Num	ber	and	Burs	st Ac	dre	ss S	eque	nce										
Length	Burst Type	C4	C3	C2	C1	Со	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32
		٧	0	0	0	0	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Ε	F																
16	SEQ	٧	0	1	0	0	4	5	6	7	8	9	Α	В	С	D	Е	F	0	1	2	3																
10	JLQ	٧	1	0	0	0	8	9	Α	В	С	D	Е	F	0	1	2	3	4	5	6	7																
		٧	1	1	0	0	С	D	Е	F	0	1	2	3	4	5	6	7	8	9	Α	В																
		0	0	0	0	0	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Е	F	10	11	12	13	14	15	16	17	18	19	1A	1B	1C	1D	1E	1F
		0	0	1	0	0	4	5	6	7	8	9	Α	В	С	D	Е	F	0	1	2	3	14	15	16	17	18	19	1A	1B	1C	1D	1E	1F	10	11	12	13
		0	1	0	0	0	8	9	Α	В	С	D	Е	F	0	1	2	3	4	5	6	7	18	19	1A	1B	1C	1D	1E	1F	10	11	12	13	14	15	16	17
32	SEQ	0	1	1	0	0	С	D	Е	F	0	1	2	3	4	5	6	7	8	9	Α	В	1C	1D	1E	1F	10	11	12	13	14	15	16	17	18	19	1A	1B
32	JLQ	1	0	0	0	0	10	11	12	13	14	15	16	17	18	19	1A	1B	1C	1D	1E	1F	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Е	F
		1	0	1	0	0	14	15	16	17	18	19	1A	1B	1C	1D	1E	1F	10	11	12	13	4	5	6	7	8	9	Α	В	С	D	Е	F	0	1	2	3
		1	1	0	0	0	18	19	1A	1B	1C	1D	1E	1F	10	11	12	13	14	15	16	17	8	9	Α	В	С	D	Е	F	0	1	2	3	4	5	6	7
		1	1	1	0	0	1C	1D	1E	1F	10	11	12	13	14	15	16	17	18	19	1A	1B	С	D	Е	F	0	1	2	3	4	5	6	7	8	9	Α	В

Notes:

- 1. C0-C1 are assumed to be '0' , and are not transmitted on the command bus
- 2. The starting address is on 64-bit (4n) boundaries.

Table - Burst Sequence for Write

Burst	Burst		63			_											Burs	t Cy	cle	Num	ber	and	Burs	st Ac	ddres	ss Se	eque	nce										
Burst Length	Туре	C4	C3	C2	C1	Со	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32
16	SEQ	٧	0	0	0	0	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Ε	F																
32	SEQ	0	0	0	0	0	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Е	F	10	11	12	13	14	15	16	17	18	19	1A	1B	1C	1D	1E	1F

Notes:

- 1. C0-C1 are assumed to be $\ensuremath{^{\text{`0'}}}$, and are not transmitted on the command bus
- 2. The starting address is on 256-bit (16n) boundaries for Burst length 16.
- 3. The starting address is on 512-bit (32n) boundaries for Burst length 32.
- 4. C2-C3 shall be set to '0' for all Write operations.
- 5. C4=1 for Write is supported in DLI device.



3.3.3. MR2 Register Information (MA[5:0] = 02H)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
WR Lev	WLS		WL			RL	

Function	Register Type	Operand	Data	Notes
			DBI Disable (MR3 OP[6]=0B)	
			000B: RL= 6 & nRTP = 8 (Default)	
			001B: RL= 10 & nRTP = 8	
			010B: RL= 14 & nRTP = 8	
			011B: RL= 20 & nRTP = 8	
			100B: RL= 24 & nRTP = 10	
			101B: RL= 28 & nRTP = 12	
			110B: RL= 32 & nRTP = 14	
RL		00[2:0]	111B: RL= 36 & nRTP = 16	124
(Read latency)		OP[2:0]	DBI Enable (MR3 OP[6]=1B)	1,3,4
			000B: RL= 6 & nRTP = 8	
			001B: RL= 12 & nRTP = 8	
			010B: RL= 16 & nRTP = 8	
			011B: RL= 22 & nRTP = 8	
			100B: RL= 28 & nRTP = 10	
			101B: RL= 32 & nRTP = 12	
			110B: RL= 36 & nRTP = 14	
			111B: RL= 40 & nRTP = 16	
			Set "A" (MR2 OP[6]=0B)	
	Write only		000B: WL=4 (Default)	
	vviite only		001B: WL=6	
			010B: WL=8	
			011B: WL=10	
			100B: WL=12	
			101B: WL=14	
			110B: WL=16	
WL		OD[E.2]	111B: WL=18	124
(Write latency)		OP[5:3]	Set "B" (MR2 OP[6]=1B)	1,3,4
			000B: WL=4	
			001B: WL=8	
			010B: WL=12	
			011B: WL=18	
			100B: WL=22	
			101B: WL=26	
			110B: WL=30	
			111B: WL=34	
WLS	1	ODIGI	0B: WL Set "A" (default)	124
(Write latency set)		OP[6]	1B: WL Set "B"	1,3,4
WR Lev	1	OP[7]	0B: Disabled (default)	2
(Write Leveling)		Or[/]	1B: Enabled	



- 1. See Latency Code Frequency Table for allowable frequency ranges for RL/WL/nWR/nRTP.
- 2. After a MRW to set the Write Leveling Enable bit (OP[7]=1B), the LPDDR4-SDRAM device remains in the MRW state until another MRW command clears the bit (OP[7]=0B). No other commands are allowed until the Write Leveling Enable bit is cleared.
- 3. There are two physical registers assigned to each bit of this MR operand, designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address.
- 4. There are two physical registers assigned to each bit of this MR operand, designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device, and may be changed without affecting device operation.

3.3.3.1. Read and Write Latencies (Frequency Ranges for RL, WL, and nWR Settings)

Read L	atency.	Write L	.atency			Freq. limit	Freq. limit	
No DBI	w/ DBI	Set "A"	Set "B"	nWR	nRTP	(Greater than)	(Same or less than)	Notes
6	6	4	4	6	8	10	266	
10	12	6	8	10	8	266	533	
14	16	8	12	16	8	533	800	
20	22	10	18	20	8	800	1066	1,2,3,4
24	28	12	22	24	10	1066	1333	,5,6
28	32	14	26	30	12	1333	1600	
32	36	16	30	34	14	1600	1866	
36	40	18	34	40	16	1866	2133	
nCK	nCK	nCK	nCK	nCK	nCK	MHz	MHz	

Notes:

- 1. The LPDDR4-SDRAM device should not be operated at a frequency above the Upper Frequency Limit, or below the Lower Frequency Limit, shown for each RL, WL, nRTP, or nWR value.
- 2. DBI for Read operations is enabled in MR3-OP[6]. When MR3-OP[6]=0, then the "No DBI" column should be used for Read Latency. When MR3-OP[6]=1, then the "w/DBI" column should be used for Read Latency.
- 3. Write Latency Set "A" and Set "B" is determined by MR2-OP[6]. When MR2-OP[6]=0, then Write Latency Set "A" should be used. When MR2-OP[6]=1, then Write Latency Set "B" should be used.
- 4. The programmed value of nWR is the number of clock cycles the LPDDR4-SDRAM device uses to determine the starting point of an internal Pre-charge operation after a Write burst with AP (auto-pre-charge) enabled. It is determined by RU(tWR/tCK).
- 5. The programmed value of nRTP is the number of clock cycles the LPDDR4-SDRAM device uses to determine the starting point of an internal Pre-charge operation after a Read burst with AP (auto-pre-charge) enabled. It is determined by RU(tRTP/tCK).
- 6. nRTP shown in this table is valid for BL16 only. For BL32, the SDRAM will add 8 clocks to the nRTP value before starting a precharge.

3.3.4. MR3 Register Information (MA[5:0] = 03H)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
DBI-WR	DBI-RD		PDDS		PPRP	WR-PST	PU-CAL

REV 1.0 23 **DLI Memory, Inc.** 08/2023



Function	Register Type	Operand	Data	Notes
PU-CAL		OP[0]	0B: VDDQ*0.6	1,4
(Pull-up Calibration Point)		OF[0]	1B: VDDQ*0.5 (default)	1,7
WR-PST		OP[1]	0B: WR Post-amble = 0.5*tCK (default)	2,3,5
(Write Post-amble length)		Or[I]	1B: WR Post-amble = 1.5*tCK (Vendor Specific)	2,3,3
Post Package Repair		OP[2]	OB: PPR Protection Disabled (Default)	6
Protection		Or [2]	1B: PPR Protection Enabled	0
			000B: RFU	
			001B: RZQ/1	
	Moite and		010B: RZQ/2	
PDDS	Write only	OD[E:2]	011B: RZQ/3	1 2 2
(Pull-down Drive Strength)		OP[5:3]	100B: RZQ/4	1,2,3
			101B: RZQ/5	
			110B: RZQ/6 (default)	
			111B: Reserved	
DBI-RD		ODIGI	0B: Disabled (default)	2.2
(DBI-Read Enable)		OP[6]	1B: Enabled	2,3
DBI-WR		OP[7]	0B: Disabled (default)	2,3
(DBI-WR Enable)		OF[/]	1B: Enabled	2,3

- 1. All values are "typical". The actual value after calibration will be within the specified tolerance for a given voltage and temperature. Re-calibration may be required as voltage and temperature vary.
- 2. There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address.
- 3. There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device, and may be changed without affecting device operation.
- 4. PU-CAL setting is required as the same value for both Ch.A and Ch.B before ZQCAL start command.
- 5. DLI 8Gb LPDDR4 doesn't require 1.5*tCK apply > 1.6GHz clock.
- 6. If MR3 OP[2] is set to 1b then PPR protection mode is enabled. The PPR Protection bit is a sticky bit and can only be set to 0b by power on reset. MR4 OP[4] controls entry to PPR Mode. If PPR protection is enabled then DRAM will not allow writing of 1 to MR4 OP[4].

3.3.5. MR4 Register Information (MA[5:0] = 04H)

Ī	OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
Ī	TUF	Therma	l Offset	PPRE	SR Abort	R	efresh Rat	re .



Function	Register Type	Operand	Data	Notes		
			000B: SDRAM Low temperature operating limit exceeded			
			001B: 4x refresh			
			010B: 2x refresh			
Refresh Rate	Dood	00[2:0]	011B: 1x refresh (default)	1,2,3,4,		
Refresii Rate	Read	OP[2:0]	100B: 0.5x refresh	7,8,9		
			101B: 0.25x refresh, no de-rating			
			110B: 0.25x refresh, with de-rating			
			111B: SDRAM High temperature operating limit exceeded			
Self Refresh Abort	Write	OP[3]	0B: Disabled (default)	9		
	VVIICC	01 [3]	1B: Enabled	,		
PPRE			0B: Exit PPR mode (default)			
(Post-package repair entry/	Write	OP[4]	1B: Enter PPR mode	5,9		
exit)						
			00B: No offset, 0-5°C gradient (default)			
Thermal Offset	Write	OP[6:5]	01B: 5°C offset, 5-10°C gradient			
			10B: 10°C offset, 10-15°C gradient			
TUF		11B: Reserved				
	Read OP[7] OB: No change in OP[2:0] since last MR4 read (default					
(Temperature Update Flag)	Read OP[/]	1B: Change in OP[2:0] since last MR4 read				

- 1. The refresh rate for each MR4-OP[2:0] setting applies to tREFI, tREFIpb, and tREFW. If OP[2]=0B, the device temperature is less or equal to 85°C. Other values require either a longer (2x, 4x) refresh interval at lower temperatures, or a shorter (0.5x, 0.25x) refresh interval at higher temperatures. If OP[2]=1, the device temperature is greater than 85°C.
- 2. At higher temperatures (>85°C), AC timing de-rating may be required. If de-rating is required the LPDDR4-SDRAM will set OP[2:0]=110B. See de-rating timing requirements in the AC Timing section.
- 3. DRAM vendors may or may not report all of the possible settings over the operating temperature range of the device. Each vendor guarantees that their device will work at any temperature within the range using the refresh interval requested by their device.
- 4. The device may not operate properly when OP[2:0]=000B or 111B.
- 5. Post-package repair can be entered or exited by writing to OP[4].
- 6. When OP[7]=1, the refresh rate reported in OP[2:0] has changed since the last MR4 read. A mode register read from MR4 will reset OP[7] to '0'.
- 7. OP[7]=0 at power-up. OP[2:0] bits are undefined at power-up.
- 8. See the section on "Temperature Sensor" for information on the recommended frequency of reading MR4.
- 9. OP[6:3] bits are that can be written in this register. All other bits will be ignored by the DRAM during a MRW to this register

3.3.6. MR5 Register Information (MA[5:0] = 05H)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]	
LPDDR4 Manufacturer ID								

Function	Register Type	Operand	Data	Notes
LPDDR4 Manufacturer ID	Read-only	OP[7:0]	00000110B : SK hynix	

REV 1.0 25 **DLI Memory, Inc.** 08/2023



3.3.7. MR6 Register Information (MA[5:0] = 06H)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]		
	Revision ID-1								

Function	Register Type	Operand	Data	Notes
LPDDR4 Revision ID-1	Read-only	OP[7:0]	00000000B: A-version 00000001B: B-version	1
			000000010' D-ACISIOII	

^{1.} Please contact DLI office for MR6 code for this device.

3.3.8. MR7 Register Information (MA[5:0] = 07H)

OF	[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]	
	Revision ID-2								

Function	Register Type	Operand	Data	Notes
LPDDR4 Revision ID-1	Read-only	I OP[7:0]	00000000B: A-version 0000001B: B-version	1

^{1.} Please contact DLI office for MR7 code for this device.

3.3.9. MR8 Register Information (MA[5:0] = 08H)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
IO Width			Den	sity		Ту	pe

Function	Register Type	Operand	Data	Notes
		OP[1:0]	00B: S16 SDRAM (16n pre-fetch)	
Туре			01B: Low VDDQ (0.6V support)	
			All Others: Reserved	
	•	I OPI5:21	0000B: 4Gb per die (2Gb per channel)	
			0001B: 6Gb per die (3Gb per channel)	
			0010B: 8Gb per die (4Gb per channel)	
Develte			0011B: 12Gb per die (6Gb per channel)	
Density	Read-only		0100B: 16Gb per die (8Gb per channel)	
			0101B: 24Gb per die (12Gb per channel)	
			0110B: 32Gb per die (16Gb per channel)	
			All Others: Reserved	
			00B: x16 (per channel)	
IO Width		OP[7:6]	01B: x8 (per channel)	
			All Others: Reserved	

REV 1.0 26 *DLI Memory, Inc.* 08/2023



3.3.10. MR9 Register Information (MA[5:0] = 09H)

OP[7]	OP[6]					OP[1]	OP[0]	
Vendor Specific Test Register								

1. Only 00H should be written to this register.

3.3.11. MR10 Register Information (MA[5:0] = 0AH)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]	
	RFU							

Function	Register Type	Operand	Data	Notes
ZQ Reset	Write-only	OP[0]	OB: Normal Operation (Default) 1B: ZQ Reset	1,2

^{1.} See the AC Timing tables for calibration latency and timing

3.3.12. MR11 Register Information (MA[5:0] = 0BH)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]	
RFU		CA ODT			DQ ODT			

REV 1.0 27 **DLI Memory, Inc.** 08/2023

^{2.} If the ZQ-pin is connected to VDDQ through RZQ, either the ZQ calibration function or default calibration (via ZQ-Reset) is supported. If the ZQ-pin is connected to VSS, the device operates with default calibration, and ZQ calibration commands are ignored. In both cases, the ZQ connection shall not change after power is applied to the device.



Function	Register Type	Operand	Data	Notes
			000B: Disable (Default)	
			001B: RZQ/1	
DQ ODT (DQ Bus Receiver On-Die- Termination)			010B: RZQ/2	
		OP[2:0]	011B: RZQ/3	1 2 2
		OP[2.0]	100B: RZQ/4	1,2,3
	- Write-only		101B: RZQ/5	
			110B: RZQ/6	
			111B: RFU	
	write-only		0000B: Disable (Default)	
			0001B: RZQ/1	
CA ODT			0010B: RZQ/2	
		OP[6:4]	0011B: RZQ/3	1 2 2
(CA Bus Receiver On-Die-		OP[0.4]	0100B: RZQ/4	1,2,3
Termination)			0101B: RZQ/5	
			0110B: RZQ/6	
			0111B: RFU	

- 1. All values are "typical". The actual value after calibration will be within the specified tolerance for a given voltage and temperature. Re-calibration may be required as voltage and temperature vary.
- 2. There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address.
- 3. There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device, and may be changed without affecting device operation.

3.3.13. MR12 Register Information (MA[5:0] = 0CH)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
RFU	VR-CA			VRE	-(ca)		

Function	Register Type	Operand	Data	Notes
VREF(ca)		OP[5:0]	000000B:	
	Read/Write		Thru –	1,2,3,5
(VREF(ca) Setting)			110010B: See table below	,6
			All Others: Reserved	
VDEE(ca) Dange		OPINI	0B: VREF(ca) Range[0] enabled	1,2,4,5
VREF(ca) Range			1B: VREF(ca) Range[1] enabled (default)	,6

- 1. This register controls the VREF(CA) levels. Refer to Table 12 VREF Settings for Range[0] and Range[1] for actual voltage of VREF(CA).
- 2. A read to this register places the contents of OP[7:0] on DQ[7:0]. Any RFU bits and unused DQ's shall be set to '0'. See the section on MRR Operation.
- 3. A write to OP[5:0] sets the internal VREF(ca) level for FSP[0] when MR13 OP[6]=0B, or sets FSP[1] when MR13 OP[6]=1B. The time required for VREF(ca) to reach the set level depends on the step size from the current level to the new level. See the section

REV 1.0 28 **DLI Memory, Inc.** 08/2023



- on VREF(ca) training for more information.
- 4. A write to OP[6] switches the LPDDR4-SDRAM between two internal VREF(ca) ranges. The range (Range[0] or Range[1]) must be selected when setting the VREF(ca) register. The value, once set, will be retained until overwritten, or until the next power-on or RESET event.
- 5. There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address, or read from with an MRR command to this address.
- 6. There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device, and may be changed without affecting device operation.
- 7. This field (MR12 OP[7]) is only available in Byte-mode Package and its mixed package (x8 2ch device)

Table - VREF Settings for Range[0] and Range[1]

Function	Operand	Range[0] Valu	ues (% of VDDQ)	Range[1] Values ((% of VDDQ)	Notes
		000000B: 10.0%	011010B: 20.4%		011010B: 32.4%	
		000001B: 10.4%	011011B: 20.8%	000001B: 22.4%	011011B: 32.8%	
			011100B: 21.2%	000010B: 22.8%	011100B: 33.2%	
			011101B: 21.6%	000011B: 23.2%	011101B: 33.6%	
		000100B: 11.6%	011110B: 22.0%		011110B: 34.0%	
			011111B: 22.4%	000101B: 24.0%	011111B: 34.4%	
			100000B: 22.8%	000110B: 24.4%	100000B: 34.8%	
		000111B: 12.8%	100001B: 23.2%	000111B: 24.8%	100001B: 35.2%	
		001000B: 13.2%	100010B: 23.6%	001000B: 25.2%	100010B: 35.6%	
			100011B: 24.0%	001001B: 25.6%	100011B: 36.0%	
		001010B: 14.0%	100100B: 24.4%	001010B: 26.0%	100100B: 36.4%	
VREF		001011B: 14.4%	100101B: 24.8%	001011B: 26.4%	100101B: 36.8%	
Settings	OP[5:0]		100110B: 25.2%	001100B: 26.8%	100110B: 37.2%	1,2,3
for MR12	01 [3.0]	001101B: 15.2%	100111B: 25.6%	001101B: 27.2% (Default)	100111B: 37.6%	1,2,3
101 111112		001110B: 15.6%	101000B: 26.0%	001110B: 27.6%	101000B: 38.0%	
		001111B: 16.0%	101001B: 26.4%	001111B: 28.0%	101001B: 38.4%	
		010000B: 16.4%	101010B: 26.8%	010000B: 28.4%	101010B: 38.8%	
		010001B: 16.8%	101011B: 27.2%	010001B: 28.8%	101011B: 39.2%	
		010010B: 17.2%	101100B: 27.6%	010010B: 29.2%	101100B: 39.6%	
		010011B: 17.6%	101101B: 28.0%	010011B: 29.6%	101101B: 40.0%	
		010100B: 18.0%	101110B: 28.4%	010100B: 30.0%	101110B: 40.4%	
		010101B: 18.4%	101111B: 28.8%	010101B: 30.4%	101111B: 40.8%	
		010110B: 18.8%	110000B: 29.2%	010110B: 30.8%	110000B: 41.2%	
		010111B: 19.2%	110001B: 29.6%	010111B: 31.2%	110001B: 41.6%	
		011000B: 19.6%	110010B: 30.0%	011000B: 31.6%	110010B: 42.0%	ļ
		011001B: 20.0%	All Others: Reserved	011001B: 32.0%	All Others: Reserved	

- 1. These values may be used for MR12 OP[5:0] to set the VREF(ca) levels in the LPDDR4-SDRAM.
- 2. The range may be selected in the MR12 register by setting OP[6] appropriately.
- 3. The MR12 registers represents either FSP[0] or FSP[1]. Two frequency-set-points each for CA and DQ are provided to allow for faster switching between terminated and un-terminated operation, or between different high-frequency setting which may use different terminations values.

REV 1.0 29 **DLI Memory, Inc.** 08/2023



3.3.14. MR13 Register Information (MA[5:0] = 0DH)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
FSP-OP	FSP-WR	DMD	RRO	VRCG	VRO	RPRE-TR	CBT

Function	Register Type	Operand	Data	Notes	
CBT		OP[0]	0B: Normal Operation (default)	1	
(Command Bus Training)		OF[0]	1B: Command Bus Training mode enabled	1	
RPT		OP[1]	0B: Normal Operation (default)		
(Read Preamble Training)		OF[I]	1B: Read Preamble Training mode enabled		
VRO			0B: Normal Operation (default)		
		OP[2]	1B: Output the Vref(ca) value on DQ[0] and the	2	
(Vref Output)			Vref(dq) value on DQ[1]		
VRCG		OD[2]	0B: Normal Operation (default)	3	
(VREF Current Generator)		OP[3]	1B: VREF Fast Response (high current) mode	3	
RRO	Write	OP[4]	0B: Disable codes 001 and 010 in MR4 OP[2:0]	1 E	
(Refresh Rate Option)		OP[4]	1B: Enable MR4 OP[2:0]	4,5	
DMD		ODIEI	0B: Data Mask Operation Enabled (default)	6	
(Data Mask Disable)		OP[5]	1B: Data Mask Operation Disabled	O	
FSP-WR			0B: Frequency-Set-Point[0] (default)		
(Frequency Set Point Write		OP[6]		7	
Enable)			1B: Frequency-Set-Point[1]		
FSP-OP			OB, Fraguency Cat Daint[0] (default)		
(Frequency Set Point Oper-		OP[7]	0B: Frequency-Set-Point[0] (default)	8	
ation Mode)			1B: Frequency-Set-Point[1]		

- 1. A write to set OP[0]=1 causes the LPDDR4-SDRAM to enter the Command bus training mode. When OP[0]=1 and CKE goes LOW, commands are ignored and the contents of CA[5:0] are mapped to the DQ bus. CKE must be brought HIGH before doing a MRW to clear this bit (OP[0]=0) and return to normal operation. See the VREF(ca) training section for more information.
- 2. When set, the LPDDR4-SDRAM will output the VREF(ca) voltage on DQ[0] and the VREF(dq) voltage on DQ[1]. Only the "active" frequency-set-point, as defined by MR13 OP[7], will be output on the DQ pins. This function allows an external test system to measure the internal VREF levels.
- 3. When OP[3]=1, the VREF circuit uses a high-current mode to improve VREF settling time.
- 4. MR13 OP4 RRO bit is valid only when MR0 OP0 = 1. For LPDDR4 devices with MR0 OP0 = 0, MR4 OP[2:0] bits are not dependent on MR13 OP4.
- 5. When OP[4] = 0, only 001b and 010b in MR4 OP[2:0] are disabled. LPDDR4 devices must report 011b instead of 001b or 010b in this case. Controller should follow the refresh mode reported by MR4 OP[2:0], regardless of RRO setting. TCSR function does not depend on RRO setting.
- 6. When enabled (OP[5]=0B) data masking is enabled for the device. When disabled (OP[5]=1B), Masked Write Command is not allowed and it is illegal. See the Data Mask section for more information.
- 7. FSP-WR determines which frequency-set-point registers are accessed with MRW commands for the following functions: Vref(CA) Setting, Vref(CA) Range, Vref(DQ) Setting, Vref(DQ) Range, CA ODT Enable, CA ODT value, DQ ODT Enable, DQ ODT value, DQ Calibration Point, WL, RL, nWR, Read and Write Preamble, Read postamble, and DBI Enables.
- 8. FSP-OP determines which frequency-set-point register values are currently used to specify device operation for the following functions: Vref(CA) Setting, Vref(CA) Range, Vref(DQ) Setting, Vref(DQ) Range, CA ODT Enable, CA ODT value, DQ ODT value, DQ ODT value, DQ Calibration Point, WL, RL, nWR, Read and Write Preamble, Read postamble, and DBI Enables.

REV 1.0 30 *DLI Memory, Inc.* 08/2023



3.3.15. MR14 Register Information (MA[5:0] = 0EH)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]	
RFU	VR(dq)	VREF(dq)						

Function	Register Type	Operand	Data	Notes
			000000B:	
VREF(dq) Setting	Dood / White	OP[5:0]	Thru –	1,2,3,4
for Set Point[0]			110010B: See table below	,5,6
	Read / Write		All Others: Reserved	
VDEE(da) Bango		ODIGI	0B: VREF(dq) Range[0] enabled	1,2,3,4
VREF(dq) Range		OP[6]	1B: VREF(dq) Range[1] enabled (default)	,5,6

- 1. This register controls the VREF(dq) levels for Frequency-Set-Point[1:0]. Values from either VR(dq)[0] or VR(dq)[1] may be selected by setting OP[6] appropriately.
- 2. A read (MRR) to this register places the contents of OP[7:0] on DQ[7:0]. Any RFU bits and unused DQ's shall be set to '0'. See the section on MRR Operation.
- 3. A write to OP[5:0] sets the internal VREF(dq) level for FSP[0] when MR13 OP[6]=0B, or sets FSP[1] when MR13 OP[6]=1B. The time required for VREF(dq) to reach the set level depends on the step size from the current level to the new level. See the section on VREF(dq) training for more information.
- 4. A write to OP[6] switches the LPDDR4-SDRAM between two internal VREF(dq) ranges. The range (Range[0] or Range[1]) must be selected when setting the VREF(dq) register. The value, once set, will be retained until overwritten, or until the next power-on or RESET event.
- 5. There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address, or read from with an MRR command to this address.
- 6. There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device, and may be changed without affecting device operation.

REV 1.0 31 *DLI Memory, Inc.* 08/2023



Table - VREF Settings for Range[0] and Range[1]

Function	Operand	_	ues (% of VDDQ)	Range[1] Values ((% of VDDQ)	Notes
			011010B: 20.4%	000000B: 22.0%	011010B: 32.4%	
			011011B: 20.8%	000001B: 22.4%	011011B: 32.8%	
		000010B: 10.8%	011100B: 21.2%	000010B: 22.8%	011100B: 33.2%	
		000011B: 11.2%	011101B: 21.6%		011101B: 33.6%	
		000100B: 11.6%	011110B: 22.0%	000100B: 23.6%	011110B: 34.0%	
		000101B: 12.0%	011111B: 22.4%	000101B: 24.0%	011111B: 34.4%	
		000110B: 12.4%	100000B: 22.8%	000110B: 24.4%	100000B: 34.8%	
		000111B: 12.8%	100001B: 23.2%	000111B: 24.8%	100001B: 35.2%	
		001000B: 13.2%	100010B: 23.6%	001000B: 25.2%	100010B: 35.6%	
		001001B: 13.6%	100011B: 24.0%	001001B: 25.6%	100011B: 36.0%	
		001010B: 14.0%	100100B: 24.4%	001010B: 26.0%	100100B: 36.4%	
VREF		001011B: 14.4%	100101B: 24.8%	001011B: 26.4%	100101B: 36.8%	
Settings	OP[5:0]	001100B: 14.8%	100110B: 25.2%	001100B: 26.8%	100110B: 37.2%	1,2,3
for MR14	OF[3.0]	001101B: 15.2%	100111B: 25.6%	001101B: 27.2% (Default)	100111B: 37.6%	1,2,3
IOI PIKIT		001110B: 15.6%	101000B: 26.0%	001110B: 27.6%	101000B: 38.0%	
		001111B: 16.0%	101001B: 26.4%	001111B: 28.0%	101001B: 38.4%	
		010000B: 16.4%	101010B: 26.8%	010000B: 28.4%	101010B: 38.8%	
		010001B: 16.8%	101011B: 27.2%	010001B: 28.8%	101011B: 39.2%	
		010010B: 17.2%	101100B: 27.6%	010010B: 29.2%	101100B: 39.6%	
		010011B: 17.6%	101101B: 28.0%	010011B: 29.6%	101101B: 40.0%	
		010100B: 18.0%	101110B: 28.4%	010100B: 30.0%	101110B: 40.4%	
		010101B: 18.4%	101111B: 28.8%	010101B: 30.4%	101111B: 40.8%	
		010110B: 18.8%	110000B: 29.2%	010110B: 30.8%	110000B: 41.2%	
		010111B: 19.2%	110001B: 29.6%	010111B: 31.2%	110001B: 41.6%	
		011000B: 19.6%	110010B: 30.0%	011000B: 31.6%	110010B: 42.0%	
		011001B: 20.0%	All Others: Reserved	011001B: 32.0%	All Others: Reserved	

^{1.} These values may be used for MR14 OP[5:0] to set the VREF(dq) levels in the LPDDR4-SDRAM.

^{2.} The range may be selected in the MR14 register by setting OP[6] appropriately.

^{3.} The MR14 registers represents either FSP[0] or FSP[1]. Two frequency-set-points each for CA and DQ are provided to allow for faster switching between terminated and un-terminated operation, or between different high-frequency settings which may use different terminations values.



3.3.16. MR15 Register Information (MA[5:0] = 0FH)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]		
Lower Byte Invert Register for DQ Calibration									

Function	Register Type	Operand	Data	Notes
Lower Byte Invert for			The following values may be written for any operand OP[7:0], and will be applied to the corresponding DQ locations DQ[7:0] within a byte lane:	
DQ Calibration	Write	OP[7:0]	0B: Do not invert 1B: Invert the DQ Calibration patterns in MR32 and MR40	1
			Default value for OP[7:0]=55H	

Notes:

- 1. This register will invert the DQ Calibration pattern found in MR32 and MR40 for any single DQ, or any combination of DQ's. Example: If MR15 OP[7:0]=00010101B, then the DQ Calibration patterns transmitted on DQ[7,6,5,3,1] will not be inverted, but the DQ Calibration patterns transmitted on DQ[4,2,0] will be inverted.
- 2. DMI[0] is not inverted, and always transmits the "true" data contained in MR32/MR40.
- 3. No Data Bus Inversion (DBI) function is enacted during DQ Read Calibration, even if DBI is enabled in MR3-OP[6].

Table - MR15 Invert Register Pin Mapping

Pin	DQ0	DQ1	DQ2	DQ3	DMIO	DQ4	DQ5	DQ6	DQ7
MR15	OP0	OP1	OP2	OP3	No-invert	OP4	OP5	OP6	OP7

3.3.17. MR16 Register Information (MA[5:0] = 10H)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
		P.	ASR Bank	Mask			

Function	Register Type	Operand	Data	Notes
Bank[7:0] Mask	Write-only	OP[7:0]	0B: Bank Refresh enabled (default): Unmasked 1B: Bank Refresh disabled: Masked	1

OP[n]	Bank Mask	8-Bank SDRAM
0	xxxxxxx1	Bank 0
1	xxxxxx1x	Bank 1
2	xxxxx1xx	Bank 2
3	xxxx1xxx	Bank 3
4	xxx1xxxx	Bank 4
5	xx1xxxxx	Bank 5
6	x1xxxxxx	Bank 6
7	1xxxxxxx	Bank 7

- 1. When a mask bit is asserted (OP[n]=1), refresh to that bank is disabled.
- 2. PASR bank masking is on a per channel basis. The two channels on the die may have different bank masking.



3.3.18. MR17 Register Information (MA[5:0] = 11H)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
		PAS	SR Segmen	it Mask			

Function	Register Type	Operand	Data	Notes
PASR Segment Mask	Write-only	OP[7:0]	0B: Segment Refresh enabled (default)	1
PASK Segment Mask	vviite-only	OP[7.0]	1B: Segment Refresh disabled	1

		Seg-	2Gb	4Gb	6Gb	8Gb	12Gb	16Gb	24Gb	32Gb	
Seg-	OP	ment	R12:R10	R13:R11	R14:R12	R14:R12	R15:R13	R15:R13	R16:R14	R16:R14	
ment	[n]	Mask	R13:R11	R14:R12	R15:R13	R15:R13	R16:R14	R16:R14	TBD	TBD	
			(Bytemode)	(Bytemode)	(Bytemode)	(Bytemode)	(Bytemode)	(Bytemode)	100	100	
0	0	xxxxxxx1			000B						
1	1	xxxxxx1x		001B							
2	2	xxxxx1xx					010B				
3	3	xxxx1xxx					011B				
4	4	xxx1xxxx					100B				
5	5	xx1xxxxx			101B						
6	6	x1xxxxxx	110B	110B	Not	110B	Not	110B	Not	110B	
7	7	1xxxxxxx	111B	111B	Allowed	111B	Allowed	111B	Allowed	111B	

- 1. This table indicates the range of row addresses in each masked segment. "X" is don't care for a particular segment.
- 2. PASR segment-masking is on a per-channel basis. The two channels on the die may have different segment masking.
- 3. For 6Gb, 12Gb, and 24Gb densities, OP[7:6] must always be LOW (=00B).

3.3.19. MR18 Register Information (MA[5:0] = 12H)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
		DQS O	scillator Co	ount - LSB			

Function	Register Type	Operand	Data	Notes
DQS Oscillator				
(WR Training DQS Oscilla-	Read-only	OP[7:0]	0:255 LSB DRAM DQS Oscillator Count	1,2,3
tor)				

^{1.} MR18 reports the LSB bits of the DRAM DQS Oscillator count. The DRAM DQS Oscillator count value is used to train DQS to the DQ data valid window. The value reported by the DRAM in this mode register can be used by the memory controller to periodically adjust the phase of DQS relative to DQ.

- 2. Both MR18 and MR19 must be read (MRR) and combined to get the value of the DQS Oscillator count.
- 3. A new MPC [Start DQS Oscillator] should be issued to reset the contents of MR18/MR19.



3.3.20. MR19 Register Information (MA[5:0] = 13H)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
		DQS O	scillator Co	ount - MSB			

Function	Register Type	Operand	Data	Notes
DQS Oscillator				
(WR Training DQS Oscilla-	Read-only	OP[7:0]	0:255 MSB DRAM DQS Oscillator Count	1,2
tor)				

^{1.} MR19 reports the MSB bits of the DRAM DQS Oscillator count. The DRAM DQS Oscillator count value is used to train DQS to the DQ data valid window. The value reported by the DRAM in this mode register can be used by the memory controller to periodically adjust the phase of DQS relative to DQ.

3.3.21. MR20 Register Information (MA[5:0] = 14H)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
	Uppe	r Byte Inve	ert Registe	r for DQ Ca	alibration		

Function	Register Type	Operand	Data	Notes
			The following values may be written for any operand OP[7:0], and will be applied to the corresponding DQ locations DQ[15:8] within a byte lane:	
Upper Byte Invert for DQ Calibration	Write-Only	OP[7:0]	0B: Do not invert 1B: Invert the DQ Calibration patterns in MR32 and MR40	1,2
			Default value for OP[7:0]=55H	

^{1.} This register will invert the DQ Calibration pattern found in MR32 and MR40 for any single DQ, or any combination of DQ's. Example: If MR20 OP[7:0]=00010101B, then the DQ Calibration patterns transmitted on DQ[15,14,13,11,9] will not be inverted, but the DQ Calibration patterns transmitted on DQ[12,10,8] will be inverted.

Table - MR20 Invert Register Pin Mapping

Pin	DQ8	DQ9	DQ10	DQ11	DMI1	DQ12	DQ13	DQ14	DQ15
MR20	OP0	OP1	OP2	OP3	No-invert	OP4	OP5	OP6	OP7

REV 1.0 35 *DLI Memory, Inc.* 08/2023

^{2.} Both MR18 and MR19 must be read (MRR) and combined to get the value of the DQS Oscillator count.

^{3.} A new MPC [Start DQS Oscillator] should be issued to reset the contents of MR18/MR19.

^{2.} DMI[1] is not inverted, and always transmits the "true" data contained in MR32/MR40.

^{3.} No Data Bus Inversion (DBI) function is enacted during DQ Read Calibration, even if DBI is enabled in MR3-OP[6].



3.3.22. MR21 Register Information (MA[5:0] = 15H)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]	
Vendor Specific Mode Registor								

3.3.23. MR22 Register Information (MA[5:0] = 16H)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
x8 ODT	D x8 ODTD	ODTD CA	ODTE CC	ODTE-CK		SOC ODT	
[15:8]	[7:0]	ODID-CA	ODIE-C3	ODTE-CK		300 001	

Function	Register Type	Operand	Data	Notes
SoC ODT (Controller ODT Value for VOH calibration		OP[2:0]	000B: Disable (Default) 001B: RZQ/1 010B: RZQ/2 011B: RZQ/3 100B: RZQ/4 101B: RZQ/5 110B: RZQ/6 111B: RFU	1,2,3
ODTE-CK (CK ODT enabled for non-terminating rank)	Write	OP[3]	0B: ODT-CK Over-ride Disabled (Default) 1B: ODT-CK Over-ride Enabled	2,3,4, 6,8
ODTE-CS (CS ODT enable for non-terminating rank)		OP[4]	0B: ODT-CS Over-ride Disabled (Default) 1B: ODT-CS Over-ride Enabled	2,3,5, 6,8
ODTD-CA (CA ODT termination disable)		OP[5]	0B: ODT-CA Obeys ODT_CA bond pad (default) 1B: ODT-CA Disabled	2,3,6, 7,8
x8 ODTD[7:0] (CA/CLK ODT termination disable [7:0] Lower byte select)		OP[6]	0B: Default 1B: Not Allowed	
x8 ODTD[15:8] (CA/CLK ODT termination disable [15:8] upper byte select)		OP[7]	0B: Default 1B: Not Allowed	


Notes:

- 1. All values are "typical".
- 2. There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address, or read from with an MRR command to this address.
- 3. There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device, and may be changed without affecting device operation.
- 4. When OP[3]=1, then the CK signals will be terminated to the value set by MR11-OP[6:4] regardless of the state of the ODT_CA bond pad. This overrides the ODT_CA bond pad for configurations where CA is shared by two or more DRAMs but CK is not, allowing CK to terminate on all DRAMs.
- 5. When OP[4]=1, then the CS signal will be terminated to the value set by MR11-OP[6:4] regardless of the state of the ODT_CA

REV 1.0 36 *DLI Memory, Inc.* 08/2023



- bond pad. This overrides the ODT_CA bond pad for configurations where CA is shared by two or more DRAMs but CS is not, allowing CS to terminate on all DRAMs.
- 6. For system configurations where the CK, CS, and CA signals are shared between packages, the package design should provide for the ODT_CA ball to be bonded on the system board outside of the memory package. This provides the necessary control of the ODT function for all die with shared Command Bus signals.
- 7. When OP[5]=0, CA[5:0] will terminate when the ODT_CA bond pad is HIGH and MR11-OP[6:4] is VALID, and disables termination when ODT_CA is LOW or MR11-OP[6:4] is disabled. When OP[5]=1, termination for CA[5:0] is disabled, regardless of the state of the ODT_CA bond pad or MR11-OP[6:4].
- 8. To ensure proper operation in a multi-rank configuration, when CA, CK or CS ODT is enabled via MR11 OP[6:4] and also via MR22 or CA-ODT pad setting, the rank providing ODT will continue to terminate the command bus in all DRAM states including Active Self-refresh, Self-refresh Power-down, Active Power-down and Precharge Power-down.



3.3.24. MR23 Register Information (MA[5:0] = 17H)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
		DQS osc	illator run	time settin	ıg		

REV 1.0 37 *DLI Memory, Inc.* 08/2023



Function	Register Type	Operand	Data	Notes
DQS oscillator run time	Write	OP[7:0]	00000000B: DQS timer stops via MPC Command (Default) 00000001B: DQS timer stops automatically at 16th clocks after timer start 00000010B: DQS timer stops automatically at 32nd clocks after timer start 00000011B: DQS timer stops automatically at 48th clocks after timer start 00000100B: DQS timer stops automatically at 64th clocks after timer start	1, 2

Note:

- 1. MPC command with OP[6:0]=1001101B (Stop DQS Interval Oscillator) stops DQS interval timer in case of MR23 OP[7:0] = 00000000B.
- 2. MPC command with OP[6:0]=1001101B (Stop DQS Interval Oscillator) is illegal with non-zero values in MR23 OP[7:0].

3.3.25. MR24 Register Information (MA[5:0] = 18H)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]	
TRR Mode				Unlimited		MAC Value		
I KK Mode	В	Bank Addres	s	MAC		MAC value		

Function	Register Type	Operand	Data	Notes
MAC Value	Read	OP[2:0]	000B: Unknown when bit OP3 =0 (note 1)	
Unlimited MAC		OP[3]	0B: OP[2:0] define MAC value 1B: Unlimited MAC value (note 2, note 3)	



Function	Register Type	Operand	Data	Notes
TRR Mode BAn	Write	OP[6:4]	000B: Bank 0 001B: Bank 1 010B: Bank 2 011B: Bank 3 100B: Bank 4 101B: Bank 5 110B: Bank 6 111B: Bank 7	
TRR Mode		OP[7]	0B: Disabled (default) 1B: Enabled	

Note:

- 1. Unknown means that the device is not tested for tMAC and pass/fail value in unknown.
- 2. There is no restriction to number of activates.
- 3. MR24 OP [2:0] is set to zero.

3.3.26. MR25 Register Information (MA[5:0] = 19H)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
Bank 7	Bank 6	Bank 5	Bank 4	Bank 3	Bank 2	Bank 1	Bank 0

Function	Register Type	Operand	Data	Notes
PPR Resource	Read	OP[7:0]	0B: PPR Resource is not available 1B: PPR Resource is available	

3.3.27. MR26:31 Register Information (MA[5:0] = 1AH:1FH)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
			Reserve	d			



3.3.28. MR32 Register Information (MA[5:0] = 20H)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
	DQ	Calibration	Pattern "A	N" (default	= 5AH)		

Function	Register Type	Operand	Data	Notes
Return DQ Calibration Pattern MR32 + MR40	Write	OP[7:0]	XB: An MPC command with OP[6:0]=1000011B causes the device to return the DQ Calibration Pattern contained in this register and (followed by) the contents of MR40. A default pattern "5AH" is loaded at power-up or RESET, or the pattern may be overwritten with a MRW to this register. The contents of MR15 and MR20 will invert the data pattern for a given DQ (See MR15 for more information)	

3.3.29. MR33:39 Register Information (MA[5:0] = 21H:27H)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
			Do Not U	se			

3.3.30. MR40 Register Information (MA[5:0] = 28H)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
	DQ	Calibration	Pattern "E	3" (default	= 3CH)		

Function	Register Type	Operand	Data	Notes
Return DQ Calibration Pattern MR32 + MR40	Write	OD[7:0]	XB: A default pattern "3CH" is loaded at power-up or RESET, or the pattern may be overwritten with a MRW to this register. See MR32 for more information.	1,2,3,4

Notes:

- 1. The pattern contained in MR40 is concatenated to the end of MR32 and transmitted on DQ[15:0] and DMI[1:0] when DQ Read Calibration is initiated via a MPC command. The pattern transmitted serially on each data lane, organized "little endian" such that the low-order bit in a byte is transmitted first. If the data pattern in MR40 is 27H, then the first bit transmitted with be a '1', followed by '1', '1', '0', '0', '1', '0', and '0'. The bit stream will be 00100111B.
- 2. MR15 and MR20 may be used to invert the MR32/MR40 data patterns on the DQ pins. See MR15 and MR22 for more information. Data is never inverted on the DMI[1:0] pins.
- 3. The data pattern is not transmitted on the DMI[1:0] pins if DBI-RD is disabled via MR3-OP[6].
- 4. No Data Bus Inversion (DBI) function is enacted during DQ Read Calibration, even if DBI is enabled in MR3-OP[6].

REV 1.0 40 **DLI Memory, Inc.** 08/2023



4. LPDDR4 Command Definitions and Timing Diagrams

4.1. Activate Command

The ACTIVATE command is composed of two consecutive commands, Activate-1 command and Activate-2. Activate-1 command is issued by holding CS HIGH, CA0 HIGH and CA1 LOW at the first rising edge of the clock and Activate-2 command issued by holding CS HIGH, CA0 HIGH and CA1 HIGH at the first rising edge of the clock. The bank addresses BA0, BA1 and BA2 are used to select desired bank. Row addresses are used to determine which row to activate in the selected bank. The ACTIVATE command must be applied before any READ or WRITE operation can be executed. The device can accept a READ or WRITE command at t_{RCD} after the ACTIVATE command is issed. After a bank has been activated it must be precharged before another ACTIVATE command can be applied to the same bank. The bank active and precharge times are defined as t_{RAS} and t_{RP} respectively. The minimum time interval between ACTIVATE commands to the same bank is determined by the RAS cycle time of the device(t_{RC}). The minimum time interval between ACTIVATE commands to different banks is t_{RRD} .




Figure - Activate Command Timing Example

Note: A PRECHARGE command uses t_{RPab} timing for all-bank PRECHARGE and t_{RPpb} timing for single-bank PRECHARGE. In this figure, t_{RP} is used to denote either all-bank PRECHARGE or a single-bank PRECHARGE.

4.1.1. 8-Bank Device Operation

Certain restrictions on operation of the 8-bank LPDDR4 devices must be observed. There are two rules: One rule restricts the number of sequential ACTIVATE commands that can be issued; the other provides more time for RAS precharge for a PRECHARGE ALL command. The rules are as follows:

8 bank device Sequential Bank Activation Restriction: No more than 4 banks may be activated (or refreshed, in the case of REFpb) in a rolling tFAW window. The number of clocks in a tFAW period is dependent upon the clock frequency, which may vary. If the clock frequency is not changed over this period, converting clocks is done by dividing tFAW[ns] by tCK[ns], and rounding up to the next integer value. As

REV 1.0 41 **DLI Memory, Inc.** 08/2023



an example of the rolling window, if RU(tFAW/tCK) is 10 clocks, and an ACTIVATE command is issued in clock n, no more than three further ACTIVATE commands can be issued at or between clock n+1 and n+9. REFpb also counts as bank activation for purposes of tFAW. If the clock frequency is changed during the tFAW period, the rolling tFAW window may be calculated in clock cycles by adding up the time spent in each clock period. The tFAW requirement is met when the previous n clock cycles exceeds the tFAW time.

The 8-Bank Device Precharge-All Allowance: tRP for a PRECHRGE ALL command must equal tRPab, which is greater than tRPpb.




Figure - tFAW Timing Example



4.2. Read and Write Access Operations

After a bank has been activated, a read or write command can be executed. This is accomplished by asserting CKE asynchronously, with CS and CA[5:0] set to the proper state (see Command Truth Table) at a rising edge of CK.

The LPDDR4-SDRAM provides a fast column access operation. A single Read or Write command will initiate a burst read or write operation, where data is transferred to/from the DRAM on successive clock cycles. Burst interrupts are not allowed, but the optimal burst length may be set on the fly (see command truth table).



4.3. Read Preamble and Postamble

The DQS strobe for the LPDDR4-SDRAM requires a pre-amble prior to the first latching edge (the rising edge of DQS_t with DATA "valid"), and it requires a post-amble after the last latching edge. The pre-amble and post-amble lengths are set via mode register writes (MRW).

For READ operations the pre-amble is 2*tCK, but the pre-amble is static (no-toggle) or toggling, selectable via mode register.

LPDDR4 will have a DQS Read post-amble of 0.5*tCK (or extended to 1.5*tCK). Standard DQS postamble will be 0.5*tCK driven by the DRAM for Reads. A mode register setting instructs the DRAM to drive an additional (extended) one cycle DQS Read post-amble. The drawings below show examples of DQS Read post-amble for both standard (tRPST) and extended (tRPSTE) post-amble operation.




Figure - DQS Read Preamble and Postamble: Static Preamble and 1.5nCK Postamble

REV 1.0 44 **DLI Memory, Inc.** 08/2023



4.4. Burst Read Operation

A burst Read command is initiated with CKE, CS, and CA[5:0] asserted to the proper state at the rising edge of CK, as defined by the Command Truth Table. The command address bus inputs determine the starting column address for the burst. The two low-order address bits are not transmitted on the CA bus and are implied to be "0", so that the starting burst address is always a multiple of four (ex. 0x0, 0x4, 0x8, 0xC). The read latency (RL) is defined from the last rising edge of the clock that completes a read command (Ex: the second rising edge of the CAS-2 command) to the rising edge of the clock from which the tDQSCK delay is measured. The first valid data is available RL * tCK + tDQSCK + tDQSQ after the rising edge of Clock that completes a read command. The data strobe output is driven tRPRE before the first valid rising strobe edge. The first data-bit of the burst is synchronized with the first valid (i.e. post-preamble) rising edge of the data strobe. Each subsequent dataout appears on each DQ pin, edge-aligned with the data strobe. At the end of a burst the DQS signals are driven for another half cycle post-amble, or for a 1.5-cycle postamble if the programmable post-amble bit is set in the mode register. The RL is programmed in the mode registers. Pin timings for the data strobe are measured relative to the cross-point of DQS_t and DQS_c.




Figure - Burst Read Timing. BL=16, Toggling tRPRE, Extended tRPST

Notes:

1. DES commands are shown for ease of illustration; other commands may be valid at these times.




Figure - Burst Read followed by Burst Write. BL=16, Non-toggling tRPRE, Extended tRPST

Notes:

1. DES commands are shown for ease of illustration; other commands may be valid at these times.

REV 1.0 45 **DLI Memory, Inc.** 08/2023



The minimum time from a Burst Read command to a Write or MASK WRITE command is defined by the read latency (RL) and the burst length (BL). Minimum READ-to-WRITE or MASK WRITE latency is defined with tRTW paramter and it is as following equation:

DQ ODT Disabled case; MR11 OP[2:0]=000b tRTW = RL + RU(tDQSCK(max)/tCK) + BL/2 - WL + tWPRE + RD(tRPST)

DQ ODT Enabled case; MR11 OP[2:0] \neq 000b tRTW = RL + RU(tDQSCK(max)/tCK) + BL/2 + RD(tRPST) - ODTLon - RD(tODTon,min/tCK) + 1



DQ[15:0] /DMI[1:0] CA0-5


Figure - Seamless Burst Read. BL=16, Toggling tRPRE, Extended tRPST

The seamless Burst READ operation is supported by placing a READ command at every tCCD(min) interval for BL16 (or every 2 x tCCD for BL32). The seamless Burst READ can access any open bank.



4.5. Read Timing

The read timing is shown in following figure:



- 3. Output driver does not turn on before an end point of tLZ(DQS) and tLZ(DQ).
- 4. Output driver does not turn off before an end point of tHZ(DQS) and tHZ(DQ)

Figure - Read Timing





4.6. tLZ(DQS), tLZ(DQ), tHZ(DQS), tHZ(DQ) Calculation

tHZ and tLZ transitions occur in the same time window as valid data transitions. These parameters are referenced to a specific voltage level that specifies when the device output is no longer driving tHZ(DQS) and tHZ(DQ), or begins driving tLZ(DQS), tLZ(DQ).

This section shows a method to calculate the point when the device is no longer driving tHZ(DQS) and tHZ(DQ), or begins driving tLZ(DQS), tLZ(DQ), by measuring the signal at two different voltages. The actual voltage measurement points are not critical as long as the calculation is consistent. The parameters tLZ(DQS), tLZ(DQ), tHZ(DQS), and tHZ(DQ) are defined as single ended.

4.6.1. tLZ(DQS) and tHZ(DQS) Calculation for ATE (Automatic Test Equipment)





tLZ(DQS) end point is above-mentiond extrapolated point.


Note

- 1. Conditions for Calibration: Pull Down Driver Ron = 40ohm, VOH = VDDQ/3
- 2. Termination condition for DQS t and DQS C = 50ohm to VSSQ.
- 3. The VOH level depends on MR22 OP[2:0] and MR3 OP[0] settings as well as device tolerances. Use the actual VOH value for tHZ and tLZ measurements.

Figure - tLZ(DQS) method for calculating transitions and end point

REV 1.0 49 **DLI Memory, Inc.** 08/2023





Note

- 1. Conditions for Calibration: Pull Down Driver Ron = 40ohm, VOH = VDDQ/3
- 2. Termination condition for DQS t and DQS C = 50ohm to VSSQ.
- 3. The VOH level depends on MR22 OP[2:0] and MR3 OP[0] settings as well as device tolerances. Use the actual VOH value for tHZ and tLZ measurements.

Figure - tHZ(DQS) method for calculating transitions and end point


Table - Reference voltage for tLZ(DQS), tHZ(DQS) Timing Measurements

Measured Parameter	Symbol	Vsw1 [V]	Vsw2 [V]
DQS_c low-impedance time from CK_t, CK_c	tLZ(DQS)	0.4 x VOH	0.6 x VOH
DQS_c high impedance time from CK_t, CK_c	tHZ(DQS)	0.4 x VOH	0.6 x VOH



4.6.2. tLZ(DQ) and tHZ(DQ) Calculation for ATE (Automatic Test Equipment)

CK_t - CK_c crossing at 2nd CAS-2 of Read Command




tLZ(DQ) end point is above-mentiond extrapolated point.

Note

- 1. Conditions for Calibration: Pull Down Driver Ron = 40ohm, VOH = VDDQ/3
- 2. Termination condition for DQ and DMI = 50ohm to VSSQ.
- 3. The VOH level depends on MR22 OP[2:0] and MR3 OP[0] settings as well as device tolerances. Use the actual VOH value for tHZ and tLZ measurements.

Figure - tLZ(DQ) method for calculating transitions and end point





tHZ(DQ) end point is above-mentiond extrapolated point.

Note

- 1. Conditions for Calibration: Pull Down Driver Ron = 40ohm, VOH = VDDQ/3
- 2. Termination condition for DQ and DMI = 50ohm to VSSQ.
- 3. The VOH level depends on MR22 OP[2:0] and MR3 OP[0] settings as well as device tolerances. Use the actual VOH value for tHZ and tLZ measurements.

Figure - tHZ(DQ) method for calculating transitions and end point

Table - Reference voltage for tLZ(DQS), tHZ(DQS) Timing Measurements

Measured Parameter	Symbol	Vsw1 [V]	Vsw2 [V]
DQ low-impedance time from CK_t, CK_c	tLZ(DQ)	0.4 x VOH	0.6 x VOH
DQ high impedance time from CK_t, CK_c	tHZ(DQ)	0.4 x VOH	0.6 x VOH



4.7. Write Preamble and Postamble

The DQS strobe for the LPDDR4-SDRAM requires a pre-amble prior to the first latching edge (the rising edge of DQS_t with DATA "valid"), and it requires a post-amble after the last latching edge. The pre-amble and post-amble lengths are set via mode register writes (MRW).

For WRITE operations, a 2*tCK pre-amble is required at all operating frequencies.

LPDDR4 will have a DQS Write post-amble of 0.5*tCK or extended to 1.5*tCK. Standard DQS post-amble will be 0.5*tCK driven by the memory controller for Writes. A mode register setting instructs the DRAM to drive an additional (extended) one cycle DQS Write post-amble. The drawings below show examples of DQS Write post-amble for both standard (tWPST) and extended (tWPSTE) post-amble operation.




Figure - DQS Write Preamble and Postamble; 0.5nCK Postamble

REV 1.0 53 **DLI Memory, Inc.** 08/2023






Figure - DQS Write Preamble and Postamble: 1.5nCK Postamble



4.8. Burst Write Operation

A burst WRITE command is initiated with CKE, CS, and CA[5:0] asserted to the proper state at the rising edge of CK, as defined by the Command Truth Table. Column addresses C[3:2] should be driven LOW for Burst WRITE commands, and column addresses C[1:0] are not transmitted on the CA bus (and are assumed to be zero), so that the starting column burst address is always aligned with a 32B boundary. The write latency (WL) is defined from the last rising edge of the clock that completes a write command (Ex: the second rising edge of the CAS-2 command) to the rising edge of the clock from which tDQSS is measured. The first valid "latching" edge of DQS must be driven WL * tCK + tDQSS after the rising edge of Clock that completes a write command.

The LPDDR4-SDRAM uses an un-matched DQS-DQ path for lower power, so the DQS-strobe must arrive at the SDRAM ball prior to the DQ signal by the amount of tDQS2DQ. The DQS-strobe output is driven tWPRE before the first valid rising strobe edge. The tWPRE, write pre-amble, is required to be 2 x tCK. The DQS-strobe must be trained to arrive at the DQ pad center-aligned with the DQ-data. The DQ-data must be held for tDIVW (data input valid window) and the DQS must be periodically trained to stay centered in the tDIVW window to compensate for timing changes due to temperature and voltage variation. Burst data is captured by the SDRAM on successive edges of DQS until the 16 or 32 bit data burst is complete. The DQS-strobe must remain active (toggling) for tWPST (WRITE post-amble) after the completion of the burst WRITE. After a burst WRITE operation, tWR must be satisfied before a PRECHARGE command to the same bank can be issued. Pin input timings are measured relative to the crosspoint of DQS_t and DQS_c.




Figure - Burst Write Operation

Notes

1. BL=16, Write Postamble = 0.5nCK, DQ/DQS: VSSQ termination

5. DES commands are shown for ease of illustration; other commands may be valid at these times

2. Din n = data-in to columnm.n


TIME BREAK

DON'T CARE



- 3. The minimum number of clock cycles from the burst write command to the precharge command for any bank is [WL + 1 + BL/2 + RU(tWR/tCK)].
- 4. tWR starts at the rising edge of CK after the last latching edge of DQS.
- 5. DES commands are shown for ease of illustration; other commands may be valid at these times.

Figure - Burst Write Followed by Burst Read



Note

- BL=16, Write Postamble = 0.5nCK, DQ/DQS: VSSQ termination
- 2. Din n = data-in to columnm.n
- 3. The minimum number of clock cycles from the burst write command to the burst read command for any bank is [WL + 1 + BL/2 + RU(tWTR/tCK)].

 4. tWTR starts at the rising edge of CK after the last latching edge of DQS.

 5. DES commands are shown for ease of illustration; other commands may be valid at these times.

- 1. BL=16, Write Postamble = 0.5nCK, DQ/DQS: VSSQ termination
- 2. Din n = data-in to column n
- 3. The minimum number of clock cycles from the burst write command to the burst read command for any bank is [WL + 1 + BL/2 + RU(tWTR/tCK)].
- 4. tWTR starts at the rising edge of CK after the last latching edge of DQS.
- 5. DES commands are shown for ease of illustration; other commands may be valid at these times.



4.9. Write Timing

The write timing is shown in the following figure





Figure - Write Timing



4.9.1. tWPRE Calculation for ATE (Automated Test Equipment)

The method for calculating differential pulse widths for tWPRE is shown in the following figure



Note

1. Termination condition for DQS_t, DQS_c, DQ and DMI = 50ohm to VSSQ.

Figure - Method for calculating tWPRE transitions and endpoints


Table - Reference Voltage for tWPRE Timing Measurements

Measured Parameter	Symbol	Vsw1 [V]	Vsw2 [V]
DQS_t, DQS_c differential Write Preamble	tWPRE	VIHL_AC x 0.3	VIHL_AC x 0.7



4.9.2. tWPST Calculation for ATE (Automatic Test Equipment)

The method for calculating differential pulse widths for tWPST is shown in the following figure



Note

- 1. Termination condition for DQS_t, DQS_c, DQ and DMI = 50ohm to VSSQ.
- 2. Write Postamble: 0.5tCK
- 3. The method for calculating differential pulse widths for 1.5 tCK Postamble is same as 0.5 tCK Postamble.

Figure - Method for calculating tWPST transitions and endpoints

Table - Reference Voltage for tWPRE Timing Measurements

Measured Parameter	Symbol	Vsw1 [V]	Vsw2 [V]
DQS_t, DQS_c differential Write Preamble	tWPST	- (VIHL_AC x 0.7)	- (VIHL_AC x 0.3)



4.10. Postamble and Preamble merging behavior

The DQS strobe for the device requires a preamble prior to the first latching edge (the rising edge of DQS_t with data valid), and it requires a postamble after the last latching edge. The preamble and postamble options are set via Mode Register Write commands.

In Read to Read or Write to Write operations with tCCD=BL/2, postamble for 1st command and preamble for 2nd command will disappear to create consecutive DQS latching edge for seamless burst operations.

But in the case of Read to Read or Write to Write operations with command interval of tCCD+1,tCCD+2, etc., they will not completely disappear because it's not seamless burst operations.

Timing diagrams in this material describe Postamble and Preamble merging behavior in Read to Read or Write to Write operations with tCCD+n.

4.10.1. Read to Read Operation





Figure - Seamless Reads Operation: tCCD = Min, Preamble = Toggle, 1.5nCK Postamble

REV 1.0 60 **DLI Memory, Inc.** 08/2023





 $Figure - Consecutive \ Reads \ Operation: \ tCCD = Min + 1, \ Preamble = Toggle, \ 1.5nCK \ Postamble$




Figure - Consecutive Reads Operation: tCCD=Min+1, Preamble=Toggle, 0.5nCK Postamble






Figure - Consecutive Reads Operation: tCCD = Min +1, Preamble = Static, 1.5nCK Postamble




Figure - Consecutive Reads Operation: tCCD = Min +1, Preamble = Static, 0.5nCK Postamble






Figure - Consecutive Reads Operation: tCCD = Min +2, Preamble = Toggle, 1.5nCK Postamble




Figure - Consecutive Reads Operation: tCCD = Min +2, Preamble = Toggle, 0.5nCK Postamble






Figure - Consecutive Reads Operation: tCCD = Min +2, Preamble = Static, 1.5nCK Postamble




Figure - Consecutive Reads Operation: tCCD = Min +2, Preamble = Static, 0.5nCK Postamble






Figure - Consecutive Reads Operation: tCCD = Min +3, Preamble = Toggle, 1.5nCK Postamble




Figure - Consecutive Reads Operation: tCCD = Min +3, Preamble = Toggle, 0.5nCK Postamble






Figure - Consecutive Reads Operation: tCCD = Min +3, Preamble = Static, 1.5nCK Postamble




Figure - Consecutive Reads Operation: tCCD = Min +3, Preamble = Static, 0.5nCK Postamble



4.10.2. Write to Write operation




Figure - Seamless Writes Operation: tCCD = Min, 0.5nCK Postamble






Figure - Seamless Writes Operation: tCCD = Min, 1.5nCK Postamble, 533MHz < Clock Freq. ≤ 800MHz, ODT Worst Timing Case






Figure - Seamless Writes Operation: tCCD = Min, 1.5nCK Postamble




Figure - Consecutive Writes Operation: tCCD = Min + 1, 0.5nCK Postamble






Figure - Consecutive Writes Operation: tCCD = Min + 1, 1.5nCK Postamble




Figure - Consecutive Writes Operation: tCCD = Min + 2, 0.5nCK Postamble






Figure - Consecutive Writes Operation: tCCD = Min + 2, 1.5nCK Postamble




Figure - Consecutive Writes Operation: tCCD = Min + 3, 0.5nCK Postamble

REV 1.0 71 *DLI Memory, Inc.* 08/2023






Figure - Consecutive Writes Operation: tCCD = Min + 3, 1.5nCK Postamble




Figure - Consecutive Writes Operation: tCCD = Min + 4, 1.5nCK Postamble



4.11. Masked Write Operation

The LPDDR4-SDRAM requires that Write operations which include a byte mask anywhere in the burst sequence must use the Masked Write command. This allows the DRAM to implement efficient data protection schemes based on larger data blocks. The Masked Write-1 command is used to begin the operation, followed by a CAS-2 command. A Masked Write command to the same bank cannot be issued until tCCDMW is met, to allow the LPDDR4-SDRAM to finish the internal Read-Modify-Write. One Data Mask-Invert (DMI) pin is provided per byte lane, and the Data Mask-Invert timings match data bit (DQ) timing. See the section on "Data Mask Invert" for more information on the use of the DMI signal.




Figure - Masked Write Command - Same Bank (Shown with BL16, 2tCK Preamble)

Notes:

1. Masked Write supports only BL16 operations. For BL32 configuration, the system needs to insert only 16 bit wide data for masked write operation.




Figure - Masked Write Command - Different Bank (shown with BL16, 2tCK Preamble)

Notes:

1. Masked Write supports only BL16 operations. For BL32 configuration, the system needs to insert only 16 bit wide data for masked write operation.

REV 1.0 73 *DLI Memory, Inc.* 08/2023



4.11.1. Masked Write Timing constraints

Table - Masked Write Timing constraints - Same bank : DQ ODT is Disabled

Next CMD Current CMD	Activate	Read (BL16 or 32)	Write (BL16 or 32)	Masked Write	Precharge
Activate	Illegal	RU(tRCD/tCK)	RU(tRCD/tCK)	RU(tRCD/tCK)	RU(tRAS/tCK)
Read (BL16)	Illegal	81)	tCK) +BL/2-WL +tWPRE+RD(tRPST)	RL+RU(tDQSCK(max)/ tCK) +BL/2-WL +tWPRE+RD(tRPST)	BL/2+max{(8,RU(tRTP/ tCK)}-8
Read (BL32)	Illegal	16 ²⁾	RL+RU(tDQSCK(max)/ tCK) +BL/2-WL +tWPRE+RD(tRPST)	RL+RU(tDQSCK(max)/ tCK) +BL/2-WL +tWPRE+RD(tRPST)	BL/2+max{(8,RU(tRTP/ tCK)}-8
Write (BL16)	Illegal	WL+1+BL/2 +RU(tWTR/tCK)	81)	tCCDMW ³⁾	WL+ 1 + BL/2 +RU(tWR/tCK)
Write (BL32)	Illegal	WL+1+BL/2 +RU(tWTR/tCK)	16 ²⁾	tCCDMW + 8 ⁴⁾	WL+ 1 + BL/2 +RU(tWR/tCK)
Masked Write	Illegal	WL+1+BL/2 +RU(tWTR/tCK)	tCCD	tCCDMW ³⁾	WL+ 1 + BL/2 +RU(tWR/tCK)
Precharge	RU(tRP/tCK), RU(tRPab/tCK)	Illegal	Illegal	Illegal	4

Notes:

- 1) In the case of BL = 16, tCCD is 8*tCK.
- 2) In the case of BL = 32, tCCD is 16*tCK.
- 3) tCCDMW = 32*tCK (4*tCCD at BL=16)
- 4) Write with BL=32 operation has 8*tCK longer than BL =16.
- 5) tRPST values depend on MR1-OP[7] respectively.

Table - Masked Write Timing constraints - Same bank : DQ ODT is Enabled

Next CMD Current CMD	Activate	Read (BL16 or 32)	Write (BL16 or 32)	Masked Write	Precharge	
			RL+RU(tDQSCK(max)/	RL+RU(tDQSCK(max)/		
Read (BL16)	Illegal	8 ¹⁾	tCK) +BL/2+RD(tRPST)	tCK) +BL/2+RD(tRPST)	BL/2+max{(8,RU(tRTP/	
Read (DL10)	Illegai	0 /	-ODTLon	-ODTLon	tCK)}-8	
			-RD(tODTon,min.tCK)	-RD(tODTon,min.tCK)		
			RL+RU(tDQSCK(max)/	RL+RU(tDQSCK(max)/		
Dood (PL 22)	Illogal	16 ²⁾	tCK) +BL/2+RD(tRPST)	tCK) +BL/2+RD(tRPST)	BL/2+max{(8,RU(tRTP/	
Read (BL32)	Illegal	16-7	-ODTLon	-ODTLon	tCK)}-8	
			-RD(tODTon,min.tCK)	-RD(tODTon,min.tCK)		

Notes:

- 1) In the case of BL = 16, tCCD is 8*tCK.
- 2) In the case of BL = 32, tCCD is 16*tCK.
- 3) The rest of the timing is same as DQ ODT is Disable case
- 4) tRPST values depend on MR1-OP[7] respectively.



Table - Masked Write Timing constraints - Different bank : DQ ODT is Disabled

Next CMD Current CMD	Activate	Read (BL16 or 32)	Write (BL16 or 32)	Masked Write (BL16)	Precharge
Activate	RU(tRRD/tCK)	4	4	4	2
Read (BL16)	4	81)	tCK) +BL/2-WL +tWPRE+RD(tRPST)		
Read (BL32)	4	16 ²⁾	RL+RU(tDQSCK(max)/ tCK) +BL/2-WL +tWPRE+RD(tRPST)	RL+RU(tDQSCK(max)/ tCK) +BL/2-WL +tWPRE+RD(tRPST)	2
Write (BL16)	4	WL+1+BL/2 +RU(tWTR/tCK)	8 ¹⁾	8 ¹⁾	2
Write (BL32)	4	WL+1+BL/2 +RU(tWTR/tCK)	16 ²⁾	16 ²⁾	2
Masked Write	4	WL+1+BL/2 +RU(tWTR/tCK)	8 ¹⁾	8 ¹⁾	2
Precharge	4	4	4	4	4

Notes:

- 1) In the case of BL = 16, tCCD is 8*tCK.
- 2) In the case of BL = 32, tCCD is 16*tCK.
- 3) tRPST values depend on MR1-OP[7] respectively

Table - Masked Write Timing constraints - Different bank : DQ ODT is Enabled

Next CMD Current CMD	Activate	Read (BL16 or 32)			Precharge
			RL+RU(tDQSCK(max)/	RL+RU(tDQSCK(max)/	
Read (BL16)	4	8 ¹⁾	tCK)+BL/2+RD(tRPST)-	tCK)+BL/2+RD(tRPST)-	2
			ODTLon-RD(tODTon,min/tCK)	ODTLon-RD(tODTon,min/tCK)	
			RL+RU(tDQSCK(max)/	RL+RU(tDQSCK(max)/	
Read (BL32)	4	16 ²⁾	tCK)+BL/2+RD(tRPST) -	tCK)+BL/2+RD(tRPST) -	2
			ODTLon-RD(tODTon,min/tCK)	ODTLon-RD(tODTon,min/tCK)	

Notes:

- 1) In the case of BL = 16, tCCD is 8*tCK.
- 2) In the case of BL = 32, tCCD is 16*tCK.
- 3) The rest of the timing is same as DQ ODT is Disable case
- 4) tRPST values depend on MR1-OP[7] respectively.



4.12. LPDDR4 Data Mask (DM) and Data Bus Inversion (DBIdc) Function

LPDDR4 SDRAM supports the function of Data Mask and Data Bus inversion. Its details are shown below.

- LPDDR4 device supports Data Mask (DM) function for Write operation.
- LPDDR4 device supports Data Bus Inversion (DBIdc) function for Write and Read operation.
- LPDDR4 supports DM and DBIdc function with a byte granularity.
- DBIdc function during Write or Masked Write can be enabled or disabled through MR3 OP[7].
- DBIdc function during Read can be enabled or disabled through MR3 OP[6].
- DM function during Masked Write can be enabled or disabled through MR13 OP[5].
- LPDDR4 device has one Data Mask Inversion (DMI) signal pin per byte; total of 2 DMI signals per channel.
- DMI signal is a bi-directional DDR signal and is sampled along with the DQ signals for Read and Write or Masked Write operation.

There are eight possible combinations for LPDDR4 device with DM and DBIdc function. Table below describes the functional behavior for all combinations.

Table - Function Behaviour of DMI Signal During Write, Masked Write and Read Operation

DM Fuction	Write DBIdc Fuction	Read DBIdc Fuction	DMI Signal during Write Command	DMI Signal during Masked Write Command	DMI Signal during Read	DMI Signal during MPC [WR FIFO]	DMI Signal during MPC [RD FIFO]	DMI Signal during MPC [DQ Read calibration]	DMI Signal during MRR Command
Disable	Disable	Disable	Note: 1	Note: 1, 3	Note: 2	Note: 1	Note: 2	Note: 2	Note: 2
Disable	Enable	Disable	Note: 4	Note: 3	Note: 2	Note: 9	Note: 10	Note: 11	Note: 2
Disable	Disable	Enable	Note: 1	Note: 3	Note: 5	Note: 9	Note: 10	Note: 11	Note: 12
Disable	Enable	Enable	Note: 4	Note: 3	Note: 5	Note: 9	Note: 10	Note: 11	Note: 12
Enable	Disable	Disable	Note: 6	Note: 7	Note: 2	Note: 9	Note: 10	Note: 11	Note: 2
Enable	Enable	Disable	Note: 4	Note: 8	Note: 2	Note: 9	Note: 10	Note: 11	Note: 2
Enable	Disable	Enable	Note: 6	Note: 7	Note: 5	Note: 9	Note: 10	Note: 11	Note: 12
Enable	Enable	Enable	Note: 4	Note: 8	Note: 5	Note: 9	Note: 10	Note: 11	Note: 12

^{1.}DMI input signal is a don't care. DMI input receivers are turned OFF.

- 6.The LPDDR4 DRAM does not perform any mask operation when it receives Write command. During the Write burst associated with Write command, DMI signal must be driven LOW.
- 7.The LPDDR4 DRAM requires an explicit Masked Write command for all masked write operations. DMI signal is treated as DM signal and it indicates which bit time within the burst is to be masked. When DMI signal is HIGH, DRAM masks that bit time across all DQs associated within a byte. All DQ input signals within a byte are don't care (either HIGH or LOW) when DMI signal is HIGH. When DMI signal is LOW, the LPDDR4 DRAM does not perform mask operation and data received on DQ input is written to the array.
- 8.The LPDDR4 DRAM requires an explicit Masked Write command for all masked write operations. The LPDDR4 device masks the Write data received on the DQ inputs if the total count of '1' data bits on DQ[2:7] or DQ[10:15] (for Lower Byte or Upper Byte respectively) is equal to or greater than five and DMI signal is LOW. Otherwise the LPDDR4 DRAM does not perform mask operation and treats it as a legal DBI pattern; DMI signal is treated as DBI signal and data received on DQ input is written to the array.
- 9. DMI signal is treated as a training pattern. The LPDDR4 SDRAM does not perform any mask operation and does not invert Write data received on the DQ inputs.
- 10. DMI signal is treated as a training pattern. The LPDDR4 SDRAM returns DMI pattern written in WR-FIFO.

REV 1.0 76 **DLI Memory, Inc.** 08/2023

^{2.}DMI output drivers are turned OFF.

^{3.} Masked Write Command is not allowed and is considered an illegal command as DM function is disabled.

^{4.}DMI signal is treated as DBI signal and it indicates whether DRAM needs to invert the Write data received on DQs within a byte. The LPDDR4 device inverts Write data received on the DQ inputs in case DMI was sampled HIGH, or leaves the Write data non-inverted in case DMI was sampled LOW.

^{5.}The LPDDR4 DRAM inverts Read data on its DQ outputs associated within a byte and drives DMI signal HIGH when the number of '1' data bits within a given byte lane is greater than four; otherwise the DRAM does not invert the read data and drives DMI signal LOW.



- 11. DMI signal is treated as a training pattern. For more details, see MPC RD DQ Calibration session.
- 12. DBI may apply or may not apply during normal MRR. It's vendor specific. If read DBI is enable with MRS and vendor cannot support the DBI during MRR, DBI pin status should be low.

If read DBI is enable with MRS and vendor can support the DBI during MRR, the LPDDR4 DRAM inverts Mode Register Read data on its DQ outputs associated within a byte and drives DMI signal HIGH when the number of '1' data bits within a given byte lane is greater than four; otherwise the DRAM does not invert the read data and drives DMI signal LOW.

CK_c CK t CKE CS Valid alid Valid Valid Valid Valid CA Valid Valid CAS-2 CMD Masked Write Valid Valid Valid Valid Valid Valid WL tDQS DQS c DQS_t tDQS2DQ tWPRE DQ[7:0] DMI[0] Input data is written to DRAM cell. Input data is inverted, then written to DRAM cell. Input data is masked. The total count on DQ[7:2] is equal or greater than five.

Figure - Masked Write Operation w/ Write DBI Enabled; DM Enabled

Notes:

1. Data Mask (DM) is Enabled; MR13 OP[5]=1, Data Bus Inversion (DBI) Write is Enabled; MR3 OP[7]=1.

REV 1.0 77 *DLI Memory, Inc.* 08/2023






Figure - Write Command w/ Write DBI Enabled; DM Disabled

Notes:

1. Data Mask (DM) is Disabled; MR13 OP[5]=0, Data Bus Inversion (DBI) Write is Enabled; MR3 OP[7]=1.



4.13. Precharge Operation

The PRECHARGE command is used to precharge or close a bank that has been activated. The PRECHARGE command is initiated with CS, and CA[5:0] in the proper state as defined by the Command Truth Table. The PRECHARGE command can be used to precharge each bank independently or all banks simultaneously. The AB flag and the bank address bit are used to determine which bank(s) to precharge. The precharged bank(s) will be available for subsequent row access tRPab after an all-bank PRECHARGE command is issued.

To ensure that LPDDR4 devices can meet the instantaneous current demands, the row-precharge time for an all-bank PRECHARGE (tRPab) is longer than the perbank precharge time (tRPpb).

Table - Precharge Bank Selection

AB (CA[5], R1)	BA2 (CA[2], R2)	BA1 (CA[1], R2)	BA0 (CA[0], R2)	Precharged Bank(s)
0	0	0	0	Bank 0 Only
0	0	0	1	Bank 1 Only
0	0	1	0	Bank 2 Only
0	0	1	1	Bank 3 Only
0	1	0	0	Bank 4 Only
0	1	0	1	Bank 5 Only
0	1	1	0	Bank 6 Only
0	1	1	1	Bank 7 Only
1	Valid	Valid	Valid	All banks



4.13.1. Burst Read Operation followed by Precharge

The PRECHARGE command can be issued as early as BL/2 clock cycles after a READ command, but PRECHARGE cannot be issued until after tRAS is satisfied. A new bank ACTIVATE command can be issued to the same bank after the row PRECHARGE time (tRP) has elapsed. The minimum READ-to-PRECHARGE time must also satisfy a minimum analog time from the 2nd rising clock edge of the CAS-2 command. tRTP begins BL/2 - 8 clock cycles after the READ command. For LPDDR4 READ-to-PRECHARGE timings see Table "Timing Between Commands (Precharge and Auto-Precharge)".

CK_t CK_c CA[5:0] Valid Valiq Valid Valid CMD Read - 1 CAS-2 ACT1 ACT2 Valid DQS_t DQS_c DQ[15:0] DMI[1:0]

Figure - Burst Read followed by Precharge (BL16, toggling pre-amble)

Figure - Burst Read followed by Precharge (BL32, Toggling Preamble) CK_t CK_c CA[5:0] CMD DQS_t DQS_c DQ[15:0] DMI[1:0]



4.13.2. Burst Write followed by Precharge

A Write Recovery time (tWR) must be provided before a PRECHARGE command may be issued. This delay is referenced from the next rising edge of CK_t after the last latching DQS clock of the burst.

LPDDR4-SDRAM devices write data to the memory array in prefetch multiples (prefetch=16). An internal WRITE operation can only begin after a prefetch group has been clocked, so tWR starts at the prefetch boundaries. The minimum WRITE-to-PRECHARGE time for commands to the same bank is WL + BL/2 + 1 + RU(tWR/tCK) clock cycles.

Figure - Burst Write followed by Precharge (BL16, 2tCK preamble)

4.13.3. Auto Precharge operation

Before a new row can be opened in an active bank, the active bank must be precharged using either the PRECHARGE command or the Auto-PRECHARGE function. When a READ, WRITE or Masked Write command is issued to the device, the AP bit (CA5) can be set to enable the active bank to automatically begin precharge at the earliest possible moment during the burst READ, WRITE or Masked Write cycle.

If AP is LOW when the READ, WRITE or Masked Write command is issued, then the normal READ, WRITE or Masked Write burst operation is executed and the bank remains active at the completion of the burst.

If AP is HIGH when the READ, WRITE or Masked Write command is issued, the Auto-PRECHARGE function is engaged. This feature enables the PRECHARGE operation to be partially or completely hidden during burst READ cycles (dependent upon READ or WRITE latency), thus improving system performance for random data access.

Read with Auto Precharge or Write/Mask Write with Auto Precharge commands may be issued after tRCD has been satisfied. The LPDDR4 SDRAM RAS Lockout feature will schedule the internal precharge to assure that tRAS is satisfied.

tRC needs to be satisfied prior to issuing subsequent Activate commands to the same bank. The figure below shows example of RAS lock function.

REV 1.0 81 **DLI Memory, Inc.** 08/2023






Figure - Command Input Timing with RAS lock

Note

- 1. tCK(AVG) = 0.938ns, Data Rate = 2133Mbps, tRCD(Min) = Max(18ns, 4nCK), tRAS(Min) = Max(42ns, 3nCK), nRTP = 8nCK, BL = 32 2. tRCD = 20nCK comes from Roundup(18ns/0.938ns)
- 3. DES commands are shown for ease of illustration; other commands may be valid at these times.

4.13.3.1. Burst Read with Auto-Precharge

If AP is HIGH when a READ command is issued, the READ with Auto-PRECHARGE function is engaged. An internal precharge procedure starts a following delay time after the READ command. And this delay time depends on BL setting.

BL = 16: tRTP

BL = 32: 8tCK + tRTP

For LPDDR4 Auto-PRECHARGE calculations, see Table 2. Following an Auto-PRECHARGE operation, an ACTIVATE command can be issued to the same bank if the following two conditions are both satisfied:

- a. The RAS precharge time (tRP) has been satisfied from the clock at which the Auto-PRECHARGE began, or
- b. The RAS cycle time (tRC) from the previous bank activation has been satisfied.



Figure - Burst Read with Auto-Precharge (BL16, Toggling preamble)





Figure - Burst Read with Auto-Precharge (BL32, Toggling preamble)





4.13.3.2. Burst Write with Auto-Precharge

If AP is HIGH when a WRITE command is issued, the WRITE with Auto-PRECHARGE function is engaged. The device starts an Auto-PRECHARGE on the rising edge tWR cycles after the completion of the Burst WRITE.

Following a WRITE with Auto-PRECHARGE, an ACTIVATE command can be issued to the same bank if the following conditions are met:

- a. The RAS precharge time (tRP) has been satisfied from the clock at which the Auto-PRECHARGE began, and
- b. The RAS cycle time (tRC) from the previous bank activation has been satisfied.




Table - Timing Between Commands (Precharge and Auto-Precharge) - DQ ODT is Disabled

From Command	To Command	Minimum Delay between "From Command" and "To Command"	Unit	Notes
Read (BL16)	Precharge (to same bank as Read)	tRTP	tCK	1,6
(DLIO)	Precharge All	tRTP	tCK	1,6
Read (BL32)	Precharge (to same bank as Read)	8*tCK + tRTP	tCK	1,6
(DL32)	Precharge All	8*tCK + tRTP	tCK	1,6
	Precharge (to same bank as Read w/ AP)	nRTP	tCK	1,10
	Precharge All	nRTP	tCK	1,10
	Activate (to same bank as Read w/ AP)	nRTP + tRPpb	tCK	1,8,10
Read w/ AP (BL16)	Write or Write w/ AP (same bank)	Illegal	-	3
(5210)	Masked Write or Masked Write w/ AP (same bank)	Illegal	-	
	Write or Write w/ AP (different bank)	RL+RU(tDQSCK(max)/tCK)+BL/2+RD(tRPST)- WL+tWPRE		3,4,5
	Masked Write or Masked Write w/ AP (different bank)	RL+RU(tDQSCK(max)/tCK)+BL/2+RD(tRPST)- WL+tWPRE	tCK	3,4,5

REV 1.0 84 **DLI Memory, Inc.** 08/2023



From Command	To Command	Minimum Delay between "From Command" and "To Command"	Unit	Notes
Read w/ AP	Read or Read w/ AP (same bank)	Illegal	-	
(BL16)	Read or Read w/ AP (different bank)	BL/2	tCK	3
	Precharge (to same bank as Read w/ AP)	8*tCK + nRTP	tCK	1,10
	Precharge All	8*tCK + nRTP	tCK	1,10
	Activate (to same bank as Read w/ AP)	8*tCK + nRTP + tRPpb	tCK	1,8,10
	Write or Write w/ AP (same bank)	Illegal	-	
Read w/ AP (BL32)	Masked Write or Masked Write w/ AP (same bank)	Illegal	-	
(DESZ)	Write or Write w/ AP (different bank)	RL+RU(tDQSCK(max)/tCK)+BL/2+RD(tRPST)- WL+tWPRE	tCK	3,4,5
	Masked Write or Masked Write w/ AP (different bank)	RL+RU(tDQSCK(max)/tCK)+BL/2+RD(tRPST)- WL+tWPRE	tCK	3,4,5
	Read or Read w/ AP (same bank)	Illegal	-	
	Read or Read w/ AP (different bank)	BL/2	tCK	3
Write (BL16 & BL32)	Precharge (to same bank as Masked Write)	WL + BL/2 + tWR + 1	tCK	1,7
(BL10 & BL32)	Precharge All	WL + BL/2 + tWR + 1	tCK	1,7
Masked Write	Precharge (to same bank as Masked Write)	WL + BL/2 + tWR + 1	tCK	1,7
	Precharge All	WL + BL/2 + tWR + 1	tCK	1,7
	Precharge (to same bank as Write w/ AP)	WL + BL/2 + nWR + 1	tCK	1,11
	Precharge All	WL + BL/2 + nWR + 1	tCK	1,11
	Activate (to same bank as Write w/ AP)	WL + BL/2 + nWR + 1 + tRPpb	tCK	1,8,11
Write w/ AP	Write or Write w/ AP (same bank)	Illegal	-	
	Write or Write w/ AP (different bank)	BL/2		3
	Masked-Write or Masked-Write w/ AP (different bank)	BL/2	tCK	3
	Read or Read w/ AP (same bank)	Illegal	-	
	Read or Read w/ AP (different bank)	WL + BL/2 + tWTR + 1	tCK	3,9



From Command	To Command	Minimum Delay between "From Command" and "To Command"	Unit	Notes
	Precharge (to same bank as Masked Write w/ AP)	WL + BL/2 + nWR + 1	tCK	1,11
	Precharge all	WL + BL/2 + nWR + 1	tCK	1,11
	Activate (to same bank as Masked Write w/ AP)	WL + BL/2 + nWR + 1 + tRPpb	tCK	1,8,11
Masked Write	Write or Write w/ AP (same bank)	Illegal	-	
w/ AP	Masked Write or Masked Write w/ AP (same bank)	Illegal	-	
	Write or Write w/ AP (different bank)	BL/2	tCK	3
	Masked Write or Masked Write w/ AP (differenet bank)	BL/2	tCK	3
	Read or Read w/ AP (same bank)	Illegal	-	
	Read or Read w/ AP (different bank)	WL + BL/2 + tWTR + 1	tCK	3,9
Precharge	Precharge (to same bank as Precharge)	4	tCK	1
	Precharge All	4	tCK	1
Precharge All	Precharge	4	tCK	1
Trecharge All	Precharge All	4	tCK	1

Notes

- 1. For a given bank, the precharge period should be counted from the latest precharge command, whether per-bank or all-bank, issued to that bank. The precharge period is satisfied tRP after that latest precharge command.
- 2. Any command issued during the minimum delay time as specified in the table above is illegal.
- After READ w/AP, seamless read operations to different banks are supported. After WRITE w/AP or Masked Write w/AP, seamless write operations to different banks are supported. READ, WRITE, and Masked Write operations may not be truncated or interrupted.
- 4. tRPST values depend on MR1 OP[7] repectively
- 5. tWPRE values depend on MR1 OP[2] respectively
- 6. Minimum Delay between "From Command" and "To Command" in clock cycle is calculated by dividing tRTP(in ns) by tCK(in ns) and rounding up to the next integer: Minimum Delay[cycles] = Roundup(tRTP[ns] / tCK[ns])
- 7. Minimum Delay between "From Command" and "To Command" in clock cycle is calculated by dividing tWR(in ns) by tCK(in ns) and rounding up to the next integer: Minimum Delay[cycles] = Roundup(tWR[ns] / tCK[ns])
- 8. Minimum Delay between "From Command" and "To Command" in clock cycle is calculated by dividing tRPpb(in ns) by tCK(in ns) and rounding up to the next integer: Minimum Delay[cycles] = Roundup(tRPpb[ns] / tCK[ns])
- 9. Minimum Delay between "From Command" and "To Command" in clock cycle is calculated by dividing tWTR(in ns) by tCK(in ns) and rounding up to the next integer: Minimum Delay[cycles] = Roundup(tWTR[ns] / tCK[ns])
- 10. For Read w/AP the value is nRTP which is defined in Mode Register 2.
- 11. For Write w/AP the value is nWR which is defined in Mode Register 1.

Table - Timing Between Commands (Precharge and Auto-Precharge) - DQ ODT is Enabled

From Command	To Command	Minimum Delay between "From Command" and "To Command"	Unit	Notes
Read w/ AP	Write or Write w/ AP (different bank)	RL+RU(tDQSCK(max)/tCK)+BL/2+RD(tRPST)-ODTLon-RD(tODTon,min/tCK)+1	tCK	2,3
(BL16)	Masked Write or Masked Write w/ AP (different bank)	RL+RU(tDQSCK(max)/tCK)+BL/2+RD(tRPST)-ODTLon-RD(tODTon,min/tCK)+1	tCK	2,3
Read w/ AP	Write or Write w/ AP (different bank)	RL+RU(tDQSCK(max)/tCK)+BL/2+RD(tRPST)-ODTLon-RD(tODTon,min/tCK)+1	tCK	2,3
(BL32)	Masked Write or Masked Write w/ AP (different bank)	RL+RU(tDQSCK(max)/tCK)+BL/2+RD(tRPST)-ODTLon-RD(tODTon,min/tCK)+1	tCK	2,3

Notes

- 1. The rest of Precharge and Auto-Precharge timings are as same as DQ ODT disabled case.
- 2. After READ w/AP, seamless read operations to different banks are supported. READ, WRITE, and Masked Write operations may

REV 1.0 86 **DLI Memory, Inc.** 08/2023




not be truncated or interrupted.

3. tRPST values depend on MR1 OP[7] respectively.

4.13.3.3. Delay Time from Write to Read with Auto Precharge

In the case of write command followed by read with auto-precharge, controller must satisfy tWR for the write command before initiating the DRAM internal auto-precharge. It means that (tWTR + nRTP) should be equal or longer than (tWR) when BL setting is 16, as well as (tWTR + nRTP +8nCK) should be equal or longer than (tWR) when BL setting is 32. Refer to the following figure for details.



NOTES: 1. Burst Length at Read = 16

2.DES commands are shown for ease of illustration; other commands may be valid at these times.

DON'T CARE TIME BREAK



4.14. Write and Masked Write operation DQS controls (WDQS Control)

LPDDR4-SDRAMs support write and masked write operations with the following DQS controls. Before and after Write and Masked Write operations are issued, DQS_t/DQS_c is required to have a sufficient voltage gap to make sure the write buffers operating normally without any risk of metastability.

The LPDDDR4-SDRAM is supported by either of two WDQS control modes below.

Mode 1: Read Based Control

Mode 2: WDQS_on / WDQS_off definition based control

Regardless of ODT enable / disable, WDQS related timing described here does not allow any change of existing command timing constraints for all read / write operation. In case of any conflict or ambiguity on the command timing constraints caused by the spec here, the spec defined in table 64 in section 4.32 (or below) should have higher priority than WDOS control requirements.

Some legacy products may not provide WDQS control described below. However, in order to prevent the write preamble related failure, it is strongly recommended to support either of two WDQS controls to LPDDR4-SDRAMs. In the case of legacy SoC which may not provide WDQS control modes, it is required to consult DRAM vendors to guarantee the write / masked write operation appropriately.

Table - Timing Constraints for Training Commands

Previous Command	Next Command	Minimum Delay	Unit	Notes
	MPC [WR FIFO]	tWRWTR	nCK	1
WR/MWR	MPC [RD FIFO]	Not Allowed	-	2
	MPC [RD DQ Calibration]	WL+RU(tDQSS(max)/tCK)+BL/2+RU(tWTR/tCK)	nCK	
	MPC [WR FIFO]	tRTRRD	nCK	3
RD/MRR	MPC [RD FIFO]	Not Allowed		2
	MPC[RD DQ Calibration]	tRTRRD	nCK	3
	WR/MWR	Not Allowed		2
MPC	MPC [WR FIFO]	tCCD	nCK	
[WR FIFO]	RD/MRR	Not Allowed		2
[WKIIIO]	MPC [RD FIFO]	WL+RU(tDQSS(max)/tCK)+BL/2+RU(tWTR/tCK)	nCK	
	MPC [RD DQ Calibration]	Not Allowed		2
	WR/MWR	tRTRRD	nCK	3
MPC	MPC [WR FIFO]	tRTW	nCK	4
[RD FIFO]	RD/MRR	tRTRRD	nCK	3
[RDTITO]	MPC [RD FIFO]	tCCD	nCK	
	MPC [RD DQ Calibration]	tRTRRD	nCK	3
	WR/MWR	tRTRRD	nCK	3
MPC	MPC [WR FIFO]	tRTRRD	nCK	3
[RD DQ Calibration]	RD/MRR	tRTRRD	nCK	3
	MPC [RD FIFO]	Not Allowed		2
	MPC [RD DQ Calibration]	tCCD	nCK	

Notes:

- 1. tWRWTR = WL + BL/2 + RU(tDQSS(max)/tCK) + max(RU(7.5ns/tCK), 8nCK)
- 2. No commands are allowed between MPC [WR FIFO] and MPC [RD FIFO] except MRW commands related to training parameters.
- 3. tRTRRD = RL + RU(tDQSCK(max)/tCK) + BL/2 + RD(tRPST) + max(RU(7.5ns/tCK),8nCK)
- 4. tRTW (DQ ODT Disabled case; MR11 OP[2:0]=000b)
 - = RL + RU(tDQSCK(max)/tCK) + BL/2 WL + tWPRE + RD(tRPST)

tRTW (DQ ODT Enabled case; MR11 OP[2:0]≠000b)


= RL + RU(tDQSCK(max)/tCK) + BL/2 + RD(tRPST) - ODTLon - RD(tODTon,min/tCK) + 1



4.14.1. WDQS Control Mode 1 - Read Based Control

The LPDDR4-SDRAM needs to be guaranteed the differential WDQS, but the differential WDQS can be controlled as described below. WDQS control requirements here can be ignored while differential read DQS is operated or while DQS hands over from Read to Write and vice versa.

- 1. At the time a write / masked write command is issued, SoC makes the transition from driving DQS_c high to driving differential DQS_t/DQS_c, followed by normal differential burst on DQS pins.
- 2. At the end of post amble of write /masked write burst, SoC resumes driving DQS_c high through the subsequent states except for DQS toggling and DQS turn around time of WT-RD and RD-WT as long as CKE is high.
- 3. When CKE is low, the state of DQS_t and DQS_c is allowed to be "Don't Care".



REV 1.0 89 **DLI Memory, Inc.** 08/2023



4.14.2. WDQS Control Mode 2 - WDQS on/off

After write / masked write command is issued, DQS_t and DQS_c required to be differential from WDQS_on, and DQS_t and DQS_c can be "Don't Care" status from WDQS_off of write / masked write command. When ODT is enabled, WD-QS on and WDQS off timing is located in the middle of the operations. When host disables ODT, WDQS on and WD-QS_off constraints conflict with tRTW. The timing does not conflict when ODT is enabled because WDQS_on and WDQS_off timing is covered in ODTLon and ODTLoff. However, regardless of ODT on/off, WDQS_on/off timing below does not change any command timing constraints for all read and write operations. In order to prevent the conflict, WDQS_on/off requirement can be ignored where WDQS_on/off timing is overlapped with read operation period including Read burst period and tRPST or overlapped with turn-around time (RD-WT or WT-RD). In addition, the period during DQS toggling caused by Read and Write can be counted as WDQS on/off.

Parameters

- WDQS on : the max delay from write / masked write command to differential DQS t and DQS c
- WDQS off: the min delay for DQS t and DQS c differential input after the last write / masked write command.
- WDOS Exception: the period where WDOS on and WDOS off timing is overlapped with read operation or with DOS trun-around (RD-WT, WT-RD)
 - WDQS_Exception @ ODT disable = max (WL-WDQS_on+tDQSTA- tWPRE n*tCK, 0 tCK) where RD to WT command gap = tRTW(min)@ODT disable + n*tCK
 - WDOS Exception @ ODT enable = tDOSTA

Table - WDQS_on / WDQS_off Definition

R	?L	W	/L	nWR	nRTP		S_on ax)	WDQS_off (min)		Lower Clock Freq limit (>)	Upper Clock Freq limit (<=)
Set A	Set B	Set A	Set B			Set A	Set B	Set A	Set B	rreq mint (>)	
6	6	4	4	6	8	0	0	15	15	10	266
10	12	6	8	10	8	0	0	18	20	266	533
14	16	8	12	16	8	0	6	21	25	533	800
20	22	10	18	20	8	4	12	24	32	800	1066
24	28	12	22	24	10	4	14	27	37	1066	1333
28	32	14	26	30	12	6	18	30	42	1333	1600
32	36	16	30	34	14	6	20	33	47	1600	1866
36	40	18	34	40	16	8	24	36	52	1866	2133
nCK	nCK	nCK	nCK	nCK	nCK	nCK	nCK	nCK	nCK	Mhz	Mhz

Note:

2. The period DQS toggling caused by Read and Write can be counted as WDQS_on/off.

Table - WDQS_on / WDQS_off Allowable Variation Range

	min	max	Unit
WDQS_On	-0.25	+0.25	tCK(avg)
WDQS_Off	-0.25	+0.25	tCK(avg)

90 **REV 1.0** DLI Memory, Inc. 08/2023

^{1.} WDQS_on/off requirement can be ignored wWDQS_on/off timing is overlapped with read operation period including Read burst period and tRPST or overlapped with turn-around time (RD-WT or WT-RD).



Table - DQS turn around parameter

Parameter	Description	Value	Unit	Note
tDQSTA	Turn-around time RDQS to WDQS for WDQS control case	TBD	-	1

Note:

1. tDQSTA is only applied to WDQS_exception case when WDQS Control. Except for WDQS Control, tDQSTA can be ignored.




Figure - Burst Write Operation






Figure. Burst Read followed by Burst Write or Burst Mask Write (ODT Disable)




Figure Burst Read followed by Burst Write or Burst Mask Write (ODT Enable)



4.15. Refresh command

The REFRESH command is initiated with CS HIGH, CA0 LOW, CA1 LOW, CA2 LOW, CA3 HIGH and CA4 LOW at the first rising edge of the clock. Per-bank REFRESH is initiated with CA5 LOW at the first rising edge of the clock. All-bank REFRESH is initiated with CA5 HIGH at the first rising edge of the clock.

A per-bank REFRESH command (REFpb) is performed to the bank address as transferred on CA0, CA1 and CA2 at the second rising edge of the clock. Bank address BA0 is transferred on CA0, bank address BA1 is transferred on CA1 and bank address BA2 is transferred on CA2. A per-bank REFRESH command (REFpb) to the eight banks can be issued in any order. e.g. REFpb commands are issued in the following order: 1-3-0-2-4-7-5-6. After the eight banks have been refreshed using the per-bank REFRESH command the controller can send another set of per-bank REFRESH commands in the same order or a different order. e.g. REFpb commands are issued in the following order that is different from the previous order: 7-1-3-5-0-4-2-6. One of the possible order can also be a sequential round robin: 0-1-2-3-4-5-6-7. It is illegal to send a per-bank REFRESH command to the same bank unless all eight banks have been refreshed using the per-bank REFRESH command. The count of eight REFpb commands starts with the first REFpb command after a synchronization event.

The bank count is synchronized between the controller and the SDRAM by resetting the bank count to zero. Synchronization can occur upon asserting RESET_n or at every exit from self refresh. REFab command also synchronizes the counter between the controller and SDRAM to zero. The SDRAM device can be placed in self-refresh or a REFab command can be issued at any time without cycling through all eight banks using per-bank REFRESH command. After the bank count is synchronized to zero the controller can issue per-bank REFRESH commands in any order as described in the previous paragraph.

A REFab command issued when the bank counter is not zero will reset the bank counter to zero and the DRAM will perform refreshes to all banks as indicated by the row counter. If another refresh command (REFab or REFpb) is issued after the REFab command then it uses an incremented value of the row counter.

The table below shows examples of both bank and refresh counter increment behavior.



Table - Bank and Refresh counter increment behavior

#	Sub #	Command	BA0	BA1	BA2	Refresh Bank#	Bank Counter #	Ref Counter # (Row Address #)				
0	0		Reset,	SRX or RE	Fab		To 0	-				
1	1	REFpb	0	0	0	0	0 to 1					
2	2	REFpb	0	0	1	1	1 to 2					
3	3	REFpb	0	1	0	2	2 to 3					
4	4	REFpb	0	1	1	3	3 to 4	, n				
5	5	REFpb	1	0	0	4	4 to 5	n				
6	6	REFpb	1	0	1	5	5 to 6					
7	7	REFpb	1	1	0	6	6 to 7					
8	8	REFpb	1	1	1	7	7 to 0					
9	1	REFpb	1	1	0	6	0 to 1					
10	2	REFpb	1	1	1	7	1 to 2					
11	3	REFpb	0	0	1	1	2 to 3					
12	4	REFpb	0	1	1	3	3 to 4	n + 1				
13	5	REFpb	1	0	1	5	4 to 5	11+1				
14	6	REFpb	0	1	0	2	5 to 6					
15	7	REFpb	0	0	0	0	6 to 7					
16	8	REFpb	1	0	0	4	7 to 0					
17	1	REFpb	0	0	0	0	0 to 1					
18	2	REFpb	0	0	1	1	1 to 2	n + 2				
19	3	REFpb	0	1	0	2	2 to 3					
24	0	REFab	V	V	V	0~7	To 0	n + 2				
25	1	REFpb	1	1	0	6	0 to 1	n + 3				
26	2	REFpb	1	1	1	7	1 to 2	11 + 3				
					Snip							

A bank must be idle before it can be refreshed. The controller must track the bank being refreshed by the per-bank REFRESH command.

The REFpb command must not be issued to the device until the following conditions are met:

- tRFCab has been satisfied after the prior REFab command
- tRFCpb has been satisfied after the prior REFpb command
- tRP has been satisfied after the prior PRECHARGE command to that bank
- tRRD has been satisfied after the prior ACTIVATE command (if applicable, for example after activating a row in a different bank than the one affected by the REFpb command).

The target bank is inaccessible during per-bank REFRESH cycle time (tRFCpb), however, other banks within the device are accessible and can be addressed during the cycle. During the REFpb operation, any of the banks other than the one being refreshed can be maintained in an active state or accessed by a READ or a WRITE command. When the per-bank REFRESH cycle has completed, the affected bank will be in the idle state.

After issuing REFpb, these conditions must be met:

- tRFCpb must be satisfied before issuing a REFab command
- tRFCpb must be satisfied before issuing an ACTIVATE command to the same bank



- tRRD must be satisfied before issuing an ACTIVATE command to a different bank
- tRFCpb must be satisfied before issuing another REFpb command.

An all-bank REFRESH command (REFab) issues a REFRESH command to all banks. All banks must be idle when REFab is issued (for instance, by issuing a PRECHARGE-all command prior to issuing an all-bank REFRESH command). REFab also synchronizes the bank count between the controller and the SDRAM to zero. The REFab command must not be issued to the device until the following conditions have been met:

- tRFCab has been satisfied following the prior REFab command
- tRFCpb has been satisfied following the prior REFpb command
- tRP has been satisfied following the prior PRECHARGE commands.

When an all-bank refresh cycle has completed, all banks will be idle. After issuing REFab:

- tRFCab latency must be satisfied before issuing an ACTIVATE command
- tRFCab latency must be satisfied before issuing a REFab or REFpb command.

Table - REFRESH Command Scheduling Seperation requirements

Symbol	minimum delay from	to	Notes				
		REFab					
tRFCab	REFab	Activate command to any bank					
		REFpb					
		REFab					
tRFCpb	REFpb	Activate command to same bank as REFpb					
		REFpb					
	REFpb	Activate command to different bank than REFpb					
tRRD	Activate	REFpb	1				
	Activate	Activate command to different bank than prior Activate command					

Note:

REV 1.0 95 **DLI Memory, Inc.** 08/2023

A bank must be in the idle state before it is refreshed, so following an ACTIVATE command REFab is prohibited; REFpb is supported only if it affects a bank that is in the idle state.






Figure - All-Bank REFRESH Operation

NOTES:

- 1. DES commands are shown for ease of illustration; other commands may be valid at these times.
- 2. Activate Command is shown as an example. Other commands may be valid provided the timing specification is satisfied.




Figure - Per-Bank REFRESH Operation

Notes:

- 1. DES commands are shown for ease of illustration; other commands may be valid at these times.
- 2. In the beginning of this example, the REFpb bank is pointing to bank 0.
- 3. Operations to banks other than the bank being refreshed are supported during the tRFCpb period.
- 4. Activate Command is shown as an example. Other commands may be valid provided the timing specification is satisfied.

In general, a Refresh command needs to be issued to the LPDDR4 SDRAM regularly every tREFI interval. To allow for improved efficiency in scheduling and switching between tasks, some flexibility in the absolute refresh interval is provided. A maximum of 8 Refresh commands can be postponed during operation of the LPDDR4 SDRAM, meaning that at no point in time more than a total of 8 Refresh commands are allowed to be postponed and maximum number of pulled-in or postponed REF command is dependent on refresh rate. It is described in the table below. In case that 8

REV 1.0 96 *DLI Memory, Inc.* 08/2023



Refresh commands are postponed in a row, the resulting maximum interval between the surrounding Refresh commands is limited to $9 \times tREFI$. A maximum of 8 additional Refresh commands can be issued in advance ("pulled in"), with each one reducing the number of regular Refresh commands required later by one. Note that pulling in more than 8 Refresh commands in advance does not further reduce the number of regular Refresh commands required later, so that the resulting maximum interval between two surrounding Refresh commands is limited to $9 \times tREFI$. At any given time, a maximum of 16 REF commands can be issued within 2 x tREFI. Self-Refresh Mode may be entered with a maximum of eight Refresh commands being postponed. After exiting Self- Refresh Mode with one or more Refresh commands postponed, additional Refresh commands may be postponed to the extent that the total number of postponed Refresh commands (before and after the Self- Refresh) will never exceed eight. During Self-Refresh Mode, the number of postponed or pulled-in REF commands does not change.

And for per bank refresh, a maximum 8×8 per bank refresh commands can be postponed or pulled in for scheduling efficiency. At any given time, a maximum of $2 \times 8 \times 8$ per bank refresh commands can be issued within 2×10^{-5} tREFI.

	rable Legacy Kentesh Communic Timing Constitution											
MR4 OP[2:0]	Refresh rate	fresh rate Max. No. of pulled in or postponed REFab Max. interval between two REFab max(2*tREFI*Refresh rate multiplier, 16*tRFC										
000B	Low Temp. Limit	N/A	N/A	N/A	N/A							
001B	4 x tREFI	8	9 x 4 x tREFI	16	1/8 of REFab							
010B	2 x tREFI	8	9 x 2 x tREFI	16	1/8 of REFab							
011B	1 x tREFI	8	9 x tREFI	16	1/8 of REFab							
100B	0.5 x tREFI	8	9 x 0.5 x tREFI	16	1/8 of REFab							
101B	0.25 x tREFI	8	9 x 0.25 x tREFI	16	1/8 of REFab							
110B	0.25 x tREFI	8	9 x 0.25 x tREFI	16	1/8 of REFab							
111B	High Temp. Limit	N/A	N/A	N/A	N/A							

Table - Legacy Refresh Command Timing Constraints

Table - Modified Refresh	^	C
Table - Woodined Refresh	commano rimino	Conviranti

MR4 OP[2:0]	Refresh rate	Max. No. of pulled in or postponed REFab	Max. interval between two REFab	Max. No. of REFab within max(2*tREFI*Refresh rate multiplier, 16*tRFC)	Per-bank Refresh							
000B	Low Temp. Limit	N/A	N/A	N/A	N/A							
001B	4 x tREFI	2	3 x 4 x tREFI	4	1/8 of REFab							
010B	2 x tREFI	4	5 x 2 x tREFI	8	1/8 of REFab							
011B	1 x tREFI	8	9 x tREFI	16	1/8 of REFab							
100B	0.5 x tREFI	8	9 x 0.5 x tREFI	16	1/8 of REFab							
101B	0.25 x tREFI	8	9 x 0.25 x tREFI	16	1/8 of REFab							
110B	0.25 x tREFI	8	9 x 0.25 x tREFI	16	1/8 of REFab							
111B	High Temp. Limit	N/A	N/A	N/A	N/A							

Notes:

REV 1.0 97 *DLI Memory, Inc.* 08/2023

^{1.} For any thermal transition phase where Refresh mode is transitioned to either 2x tREFIor 4x tREFI, DRAM will support the previous postponed refresh requirement provided the number of postponed refreshes is monotonically reduced to meet the new requirement. However, the pulled-in refresh commands in previous thermal phase are not applied in new thermal phase. Entering new thermal phase the controller must count the number of pulled-in refresh commands as zero, regardless of remaining pulled-in refresh commands in previous thermal phase.

^{2.} LPDDR4 devices are refreshed properly if memory controller issues refresh commands with same or shorter refresh period than



reported by MR4 OP[2:0]. If shorter refresh period is applied, the corresponding requirements from Table apply. For example, when MR4 OP[2:0]=001B, controller can be in any refresh rate from 4xtREFI to 0.25x tREFI. When MR4 OP[2:0]=010B, the only prohibited refresh rate is 4x tREFI.

Figure - Postponing Refresh Commands (Example)





Figure - Pulling-in Refresh Commands (Example)



REV 1.0 98 *DLI Memory, Inc.* 08/2023



4.16. LPDDR4 Refresh Requirements by Device Density

Between SRX command and SRE command, at least one extra refresh command is required. After the DRAM Self Refresh Exit command, in addition to the normal Refresh command at tREFI interval, the LPDDR4 DRAM requires minimum of one extra Refresh command prior to Self Refresh Entry command.

Density Symbol 4Gb 6Gb 8Gb 12Gb 16Gb Unit Density per channel 2Gb 3Gb 4Gb 6Gb 8Gb Number of Banks 8 Refresh Window tREFW 32 ms 1 x tREFI Refresh Window **tREFW** 16 ms 0.5 x tREFI Refresh Window **tREFW** 8 ms 0.25 x tREFI Required number of REFRESH com-R 8,192 mands 3.906 tREFI Average Refresh Interval REFab us 1 x tREFI REFpb tREFIpb 488 ns REFab tREFI 1.953 Average Refresh Interval US 0.5 x tREFI REFpb tREFIpb 244 ns REFab tREFI 0.965 us Average Refresh Interval 0.25 x tREFI REFpb tREFIpb 122 ns Refresh Cycle Time (All Banks) tRFCab 130 180 180 280 ns 60 90 Refresh Cycle Time (per Bank) tRFCpb 90 140 ns

Table - Refresh Requirement Parameters per die

Notes:

4.17. Self Refresh Operation

4.17.1. Self Refresh Entry and Exit

The Self Refresh command can be used to retain data in the LPDDR4 SDRAM, the SDRAM retains data without external Refresh command. The device has a built-in timer to accommodate Self Refresh operation. The Self Refresh is entered by Self Refresh Entry Command defined by having CS High, CA0 Low, CA1 Low, CA2 Low; CA3 High; CA4 High, CA5 Valid (Valid that means it is Logic Level, High or Low) for the first rising edge and CS Low, CA0 Valid, CA1 Valid, CA2 Valid, CA3 Valid, CA4 Valid, CA5 Valid at the second rising edge of the clock. Self Refresh command is only allowed when read data burst is completed and SDRAM is idle state.

During Self Refresh mode, external clock input is needed and all input pin of SDRAM are activated. SDRAM can accept the following commands, MRR-1, CAS-2, DES, SRX, MPC, MRW-1, and MRW-2 except PASR Bank/Segment setting. LPDDR4 SDRAM can operate in Self Refresh in both the standard or elevated temperature ranges. SDRAM will also manage Self Refresh power consumption when the operating temperature changes, lower at low temperature and higher at high temperatures.

For proper Self Refresh operation, power supply pins (VDD1, VDD2 and VDDQ) must be at valid levels. However VDDQ may be turned off during Self-Refresh with Power Down after tCKELCK(Max(5ns,5nCK)) is satisfied (Refresh to figure

REV 1.0 99 **DLI Memory, Inc.** 08/2023

^{1.} Refresh for each channel is independent of the other channel on the die, or other channels in a package. Power delivery in the user's system should be verified to make sure the DC operating conditions are maintained when multiple channels are refreshed simultaneously.

^{2.} Self refresh abort feature is available for higher density devices starting with 12 Gb device and tXSR_abort(min) is defined as tRFCpb + 17.5ns.



about tCKELCK). Prior to exiting Self-Refresh with Power Down, VDDQ must be within specified limits. The minimum time that the SDRAM must remain in Self Refresh model is tSR,min. Once Self Refresh Exit is registered, only MRR-1, CAS-2, DES, MPC, MRW-1 and MRW-2 except PASR Bank/Segment setting are allowed until tXSR is satisfied.

The use of Self Refresh mode introduces the possibility that an internally timed refresh event can be missed when Self Refresh Exit is registered. Upon exit from Self Refresh, it is required that at least one REFRESH command (8 per-bank or 1 all-bank) is issued before entry into a subsequent Self Refresh. This REFRESH command is not included in the count of regular refresh commands required by the tREFI interval, and does not modify the postponed or pulled-in refresh counts; the REFRESH command does count toward the maximum refreshes permitted within 2 X tREFI.




Figure - Self Refresh Entry/Exit Timing

- 1. MRR-1, CAS-2, SRX, MPC, MRW-1 and MRW-2 except PASR Bank/Segment setting is allowed during Self Refresh.
- 2. Address input may be don't care when input command is Deselect.

4.17.2. Power Down Entry and Exit during Self Refresh

Entering/Exiting Power Down Mode is allowed during Self Refresh mode in LPDDR4 SDRAM. The related timing parameters between Self Refresh Entry/Exit and Power Down Entry/Exit are shown in Figure-Self Refresh Entry/Exit Timing with Power Down Entry/Exit.

REV 1.0 100 **DLI Memory, Inc.** 08/2023






Figure - Self Refresh Entry/Exit Timing with Power Down Entry/Exit

3. 2 Clock command for example.

^{2.} Input clock frequency can be changed or the input clock can be stopped or floated after tCKELCK saticefied and during power-down, provided that upon exiting power-down, the clock is stable and within specified limits for a minimum of tCKCKEH of stable clock prior to power-down exit and the clock frequency is between the minimum and maximum specified frequency for the speed grade in use.



4.17.3. Command Input Timing after Power Down Exit

Command input timings after Power Down Exit during Self Refresh mode are shown in Figure-Command input timings after Power Dwon Exit during Self Refresh.




Figure - Command input timings after Power Down Exit during Self Refresh

specified frequency for the speed grade in use.

3. 2 Clock command for example.

4.17.4. Self Refresh Abort

If MR4 OP[3] is enabled then DRAM aborts any ongoing refresh during Self Refresh exit and does not increment the internal refresh counter. Controller can issue a valid command after a delay of tXSR_abort instead of tXSR.

The value of tXSR_abort(min) is defined as tRFCpb + 17.5 ns.

Upon exit from Self Refresh mode, the LPDDR4 SDRAM requires a minimum of one extra refresh (8 per bank or 1 all bank) before entry into a subsequent Self Refresh mode. This requirement remains the same irrespective of the setting of the MR bit for self refresh abort.

Self refresh abort feature is available for higher density devices starting with 12 Gb device.



4.18. MRR, MRW, MPC Command during tXSR, tRFC

Mode Register Read (MRR), Mode Register Write (MRW) and Multi Purpose Command (MPC) can be issued during tXSR period.





Figure - MRR, MRW and MPC Commands Issuing Timing during tXSR

Mode Register Read (MRR), Mode Register Write (MRW) and Multi Purpose Command (MPC) can be issued during tRFC period.



NOTES: 1. MPC and MRW command are shown in figure at this time, Any combination of MRR, MRW and MPC is allowed during tRFCab or tRFCpb period.

2. Refresh cycle time depends on Refresh command. In case of REF per Bank command issued, Refresh cycle time will be tRFCpb.

3. Any command also includes MRR, MRW and all MPC command.

DON'T CARE TIME BREAK

Figure - MRR, MRW and MPC Commands Issuing Timing during tRFC



4.19. Mode Register Read (MRR) command

The Mode Register Read (MRR) command is used to read configuration and status data from the LPDDR4-SDRAM registers. The MRR command is initiated with CKE, CS and CA[5:0] in the proper state as defined by the Command Truth Table. The mode register address operands (MA[5:0]) allow the user to select one of 64 registers. The mode register contents are available on the first 4UI's data bits of DQ[7:0] after RL x tCK + tDQSCK + tDQSQ following the MRR command. Subsequent data bits contain valid but undefined content. DQS is toggled for the duration of the Mode Register READ burst. The MRR has a command burst length 16. MRR operation must not be interrupted.

BL	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
DQ0	OP0					V										
DQ1	OP1				V											
DQ2	OP2					V										
DQ3	OP3				V											
DQ4	OP4				V											
DQ5	OP5				V											
DQ6	OP6				6 V											
DQ7		OF	P7		V											
DQ8-15		V														
DMI								/	/							

Notes:

- 1. MRR data are extended to first 4 UI's for DRAM controller to sample data easily.
- 2. When DBI is enabled in the normal mode with MRS, DBI is also applied to MRR operation.
- 3. The read pre-amble and post-amble of MRR are same as normal read.







Figure - Mode Register Read Operation

- 1. Only BL=16 is supported
- 2. Only DES is allowed during tMRR period
- 3. There are some exceptions about issuing commnads after tMRR. Refer to MRR/MRW Timing Constraints Table for detail.
- 4. DBI is Disable mode.
- 5. DES commands except tMRR period are shown for ease of illustration; other commands may be valid at these times.
- 6 . DQ/DQS: VSSQ termination

MRR after Read and Write command

After a prior READ command, the MRR command must not be issued earlier than BL/2 clock cycles, in a similar way WL + BL/2 + 1 + RU(tWTR/tCK) clock cycles after a prior Write, Write with AP, Mask Write, Mask Write with AP and MPC Write FIFO command in order to avoid the collision of Read and Write burst data on SDRAM's internal Data bus.






- 1. The minimum number of clock cycles from the burst READ command to the MRR command is BL/2.
- 2. Read BL = 32, MRR BL = 16, RL = 14, Preamble = Toggle, Postamble = 0.5nCK, DBI = Disable, DQ/DQS: VSSQ termination
- 3. DES commands except tMRR period are shown for ease of illustration; other commands may be valid at these times.

Figure - Read to MRR Timing



Figure - Write to MRR Timing




Note

- 1. Write BL=16, Write Postamble = 0.5nCK, DQ/DQS: VSSQ termination.
- 2. Only DES is allowed during tMRR period. 2. Din n = data-in to column.
- 3. The minimum number of clock cycles from the burst write command to MRR command is WL + BL/2 + 1 + RU(tWTR/tCK).
- 4. tWTR starts at the rising edge of CK after the last latching edge of DQS.
- 5. DES commands except tMRR period are shown for ease of illustration; other commands may be valid at these times.



4.19.1. MRR after Power-Down Exit

Following the power-down state, an additional time, tMRRI, is required prior to issuing the mode register read (MRR) command. This additional time (equivalent to tRCD) is required in order to be able to maximize power-down current savings by allowing more power-up time for the MRR data path after exit from power-down mode.



- 1. Only DES is allowed during tMRR period.
- 2. DES commands except tMRR period are shown for ease of illustration; other commands may be valid at these times.

Figure - MRR Following Power-Down

REV 1.0 108 **DLI Memory, Inc.** 08/2023



4.20. Mode Register Write (MRW) command

The Mode Register Write (MRW) command is used to write configuration data to the mode registers. The MRW command is initiated by setting CKE, CS, and CA[5:0] to valid levels at a rising edge of the clock (see Command Truth Table). The mode register address and the data written to the mode registers is contained in CA[5:0] according to the Command Truth Table. The MRW command period is defined by tMRW. Mode register Writes to read-only registers have no impact on the functionality of the device.




Figure - Mode Register Write Timing

1. Only De-select command is allowed during tMRW and tMRD periods

4.20.1. Mode Register Write

MRW can be issued from either a Bank-Idle or Bank-Active state. Certain restrictions may apply for MRW from an Active state.

Current State	Command	Intermediate State	Next State
SDRAM	Command	SDRAM	SDRAM
All Banks Idle	MRR	Mode Register Reading (All Banks Idle)	All Banks Idle
	MRW	Mode Register Writing (All Banks Idle)	All Banks Idle
Bank(s) Active	MRR	Mode Register Reading	Bank(s) Active
Dalik(S) Active	MRW	Mode Register Writing	Bank(s) Active

Table - Truth Table for Mode Register Read (MRR) and Mode Register Write (MRW)

Table - MRR/MRW Timing Constraints : DQ ODT Disabled

From Command	To Com- mand	Minimum Delay between "From Command" and "To Command"	Unit	Notes
	MRR	tMRR	-	
	RD/RDA	tMRR	-	
MRR	WR/WRA/ MWR/MWRA	RL+RU(tDQSCK(max)/tCK)+BL/2-WL+tWPRE+RD(tRPST)	nCK	
	MRW	RL+RU(tDQSCK(max)/tCK)+BL/2+ 3	nCK	

REV 1.0 109 **DLI Memory, Inc.** 08/2023



From Command	To Com- mand	Minimum Delay between "From Command" and "To Command"		Notes
RD/RDA		BL/2	nCK	
WR/WRA/ MWR/MWRA	MRR	WL+1+BL/2+RU(tWTR/tCK)	nCK	
MRW		tMRD	-	
Power Down Exit	1	tXP+tMRRI	-	
	RD/RDA	tMRD	-	
MRW	WR/WRA/ MWR/MWRA	tMRD	-	
	MRW	tMRW	-	
RD/ RD FIFO/ RD DQ CAL		RL+BL/2+RU(tDQSCKmax/tCK) +RD(tRPST) +max(RU(7.5ns/tCK),8nCK)	nCK	
RD with Auto-Precharge	MRW	$ \begin{array}{c} RL + BL/2 + RU(tDQSCKmax/tCK) \ + RD(tRPST) \ + max(RU(7.5ns/tCK),8nCK) + nRTP-8 \end{array} $	nCK	
WR/ MWR/ WR FIFO		WL+1+BL/2+max(RU(7.5ns/tCK),8nCK)	nCK	
WR/MWR with Auto-Precharge		WL+1+BL/2+max(RU(7.5ns/tCK),8nCK)+nWR	nCK	



Table - MRR/MRW Timing Constraints : DQ ODT Enabled

To Com- mand	Minimum Delay between "From Command" and "To Command"		Notes
MRR RD/RDA	Same as ODT Disable Case		
WR/WRA/ MWR/MWRA	RL+RU(tDQSCK(max)/tCK)+BL/2-RD(tODTon(min)/ tCK)+RD(tRPST)+1	nCK	
MRW	Same as ODT Disable Case	-	
MRR	Same as ODT Disable Case		
RD/RDA		-	
MRW	Same as ODT Disable Case	-	
	mand MRR RD/RDA WR/WRA/ MWR/MWRA MRW MRR RD/RDA WR/WRA/ MWR/ MWR/ MWRA MWR/ MWRA	mand and "To Command" MRR Same as ODT Disable Case WR/WRA/ RL+RU(tDQSCK(max)/tCK)+BL/2-RD(tODTon(min)/ MWR/MWRA tCK)+RD(tRPST)+1 MRW Same as ODT Disable Case MRR Same as ODT Disable Case RD/RDA WR/WRA/ MWR/ MWR/ MWRA Same as ODT Disable Case MRW MRW	mand and "To Command" MRR Same as ODT Disable Case RD/RDA RL+RU(tDQSCK(max)/tCK)+BL/2-RD(tODTon(min)/ MWR/MWRA nCK MWR/MWRA Same as ODT Disable Case - MRW Same as ODT Disable Case - MRR Same as ODT Disable Case - RD/RDA WR/WRA/ MWR/ MWRA Same as ODT Disable Case - MRW



4.21. Vref Current Generator (VRCG)

LPDDR4 SDRAM Vref current generators (VRCG) incorporate a high current mode to reduce the settling time of the internal Vref(DQ) and Vref(CA) levels during training and when changing frequency set points during operation. The high current mode is enabled by setting MR13[OP3] = 1. Only Deselect commands may be issued until tVRCG_ENABLE is satisfied. tVRCG_ENABLE timing is shown in figure below.




Figure - VRCG Enable timing

VRCG high current mode is disabled by setting MR13[OP3] = 0. Only Deselect commands may be issued until tVRCG_-DISABLE is satisfied. tVRCG_DISABLE timing is shown in figure below.




Figure - VRCG Disable timing


Note that LPDDR4 SDRAM devices support Vref(CA) and Vref(DQ) range and value changes without enabling VRCG high current mode.



4.22. CA Vref Training

The DRAM internal CA Vref specification parameters are voltage operating range, stepsize, Vref set tolerance, Vref step time and Vref valid level.

The voltage operating range specifies the minimum required Vref setting range for LPDDR4 DRAM devices. The minimum range is defined by Vrefmax and Vrefmin as depicted in Figure "Vref operating range (Vref.min, Vref.max)".



The Vref stepsize is defined as the stepsize between adjacent steps. Vref stepsize ranges from 0.3% VDD2 to

0.5%VDD2. However, for a given design, DRAM has one value for Vref step size that falls within the range.

The Vref set tolerance is the variation in the Vref voltage from the ideal setting. This accounts for accumulated error over multiple steps. There are two ranges for Vref set tolerance uncertainity. The range of Vref set tolerance uncertainity is a function of number of steps n.

The Vref set tolerance is measured with respect to the ideal line which is based on the two endpoints. Where the endpoints are at the min and max Vref values for a specified range. An illustration depicting an example of the stepsize and Vref set tolerance is below.






Figure - Example of Vref set tolerance (max case only shown) and stepsize

The Vref increment/decrement step times are define by Vref_time-short, middle and long. The Vref_time-short, Vref_time-middle and Vref_time-long is defined from TS to TE as shown in the Figure "Vref_time for short, middlg and long timing diagram" below where TE is referenced to when the vref voltage is at the final DC level within the Vref valid tolerance (Vref_val_tol).

The Vref valid level is defined by Vref_val tolerance to qualify the step time TE as shown in Figure "Vref step single stepsize increment case". This parameter is used to insure an adequate RC time constant behavior of the voltage level change after any Vref increment/decrement adjustment. This parameter is only applicable for DRAM component level validation/characerization.

Vref_time-Short is for a single stepsize increment/decrement change in Vref voltage.

Vref_time-Middle is at least 2 stepsizes increment/decrement change within the same VrefCA range in Vref voltage. Vref_time-Long is the time including up to Vrefmin to Vrefmax or Vrefmax to Vrefmin change across the VrefCA Range in Vref voltage.

TS - is referenced to MRS command clock

TE - is referenced to the Vref_val_tol






Figure - Vref_time for short, middlg and long timing diagram

The MRW command to the mode register bits are as follows.

MR12 OP[5:0] : VREF(CA) Setting MR12 OP[6] : VREF(CA) Range

The minimum time required between two Vref MRS commands is Vref_time-short for single step and Vref_time-Middle for a full voltage range step.




Figure - Vref step single stepsize increment case



Figure - Vref step single stepsize decrement case





Figure - Vref full step from Vrefmin to Vrefmax case



116 **REV 1.0** DLI Memory, Inc.



Vref

Vrefmin t1 Voltage Full Range $V_{ref_val_tol}$ Step Vref DC Vrefmax (VDD2 DC) Time

Figure - Vref full step from Vrefmax to Vrefmin case

The table below contains the CA internal vref specifications that will be characterized at the component level for compliance. The component level characterization method is tbd.

Table - CA Internal Vref Specifications

Parameter	Symbol	Min.	Тур.	Max.	Unit	Notes
Vref Max	Vref_max_R0	30%	_	-	VDD2	1,11
operating point Range[0]	VICI_Max_R0	3070			1002	1,11
Vref Min						
operating point	Vref_min_R0	-	-	10%	VDD2	1,11
Range[0]						
Vref Max	Vref max R1	42%	_	_	VDD2	1,11
operating point Range[1]	VICI_IIIdX_IXI	72 /0	_		VDDZ	1,11
Vref Min			-	22%	VDD2	1,11
operating point	Vref_min_R1	-				
Range[1]						
Vref Stepsize	Vref_step	0.30%	0.40%	0.50%	VDD2	2
Vref Set	Vref_set_tol	-1.000%	0.000%	1.000%	VDD2	3,4,6
Tolerance	viei_set_toi	-0.10	0.00%	0.10%	VDD2	3,5,7
	Vref_time-short	-	-	100	ns	8
Vref Step Time	Vref_time-middle			200	ns	12
viei Step Time	Vref_time-Long	-	-	250	ns	9
	Vref_time-weak	-	-	1	ms	13,14
Vref Valid tolerance	Vref_val_tol	-0.10%	0.00%	0.10%	VDD2	10

117 **REV 1.0** DLI Memory, Inc. 08/2023



Notes:


- 1. Vref DC voltage referenced to VDDQ_DC.
- 2. Vref stepsize increment/decrement range. Vref at DC level.
- 3. Vref_new = Vref_old + n*Vref_step; n= number of steps; if increment use "+"; If decrement use "-".
- 4. The minimum value of Vref setting tolerance = Vref_new 1.0%*VDDQ. The maximum value of Vref setting tolerance = Vref_new + 1.0%*VDDQ. For n>4
- 5. The minimum value of Vref setting tolerance = Vref_new 0.10%*VDDQ. The maximum value of Vref setting tolerance = Vref_new + 0.10%*VDDQ. For n≤4.
- 6. Measured by recording the min and max values of the Vref output over the range, drawing a straight line between those points and comparing all other Vref output settings to that line.
- 7. Measured by recording the min and max values of the Vref output across 4 consectuive steps(n=4), drawing a straight line between those points and comparing all other Vref output settings to that line.
- 8. Time from MRS command to increment or decrement one step size for Vref.
- 9. Time from MRS command to increment or decrement Vrefmin to Vrefmax or Vrefmax to Vrefmin change across the VrefCA Range in Vref voltage.
- 10. Only applicable for DRAM component level test/characterization purpose. Not applicable for normal mode of operation. Vref valid is to qualify the step times which will be characterized at the component level.
- 11. DRAM range 0 or 1 set by MR12 OP[6].
- 12. Time from MRS command to increment or decrement more than one step size up a full range of Vref voltage within the same VrefCA range.
- 13. Applies when VRCG high current mode is not enabled, specified by MR13 OP[3] = 0.
- 14. Vref_time_weak covers all Vref(CA) Range and Value change conditions are applied to Vref_time_Short/Middle/Long.



4.23. DQ Vref Training

The DRAM internal DQ Vref specification parameters are voltage operating range, stepsize, Vref set tolerance, Vref step time and Vref valid level.

The voltage operating range specifies the minimum required Vref setting range for LPDDR4 DRAM devices. The minimum range is defined by Vrefmax and Vrefmin as depicted in Figure "Vref operating range (Vref.min, Vref.max)".



The Vref stepsize is defined as the stepsize between adjacent steps. However, for a given design, DRAM has one value for Vref step size that falls within the range.

The Vref set tolerance is the variation in the Vref voltage from the ideal setting. This accounts for accumulated error over multiple steps. There are two ranges for Vref set tolerance uncertainity. The range of Vref set tolerance uncertainity is a function of number of steps n.

The Vref set tolerance is measured with respect to the ideal line which is based on the two endpoints. Where the endpoints are at the min and max Vref values for a specified range. An illustration depicting an example of the stepsize and Vref set tolerance is below.

REV 1.0 119 **DLI Memory, Inc.** 08/2023






Figure - Example of Vref set tolerance (max case only shown) and stepsize

The Vref increment/decrement step times are define by Vref_time-short, middle and long. The Vref_time-short, middle and Vref_time-long is defined from TS to TE as shown in the Figure "Vref_time for short and long timing diagram" below where TE is referenced to when the vref voltage is at the final DC level within the Vref valid tolerance(Vref_val_tol).

The Vref valid level is defined by Vref_val tolerance to qualify the step time TE as shown in Figure "Vref_time for short, middle, and long timing diagram". This parameter is used to insure an adequate RC time constant behavior of the voltage level change after any Vref increment/decrement adjustment. This parameter is only applicable for DRAM component level validation/characerization.

Vref_time-Short is for a single stepsize increment/decrement change in Vref voltage.

Vref_time-Middle is at least 2 stepsizes increment/decrement change within the same VrefDQ range in Vref voltage. Vref_time-Long is the time including up to Vrefmin to Vrefmax or Vrefmax to Vrefmin change across the VrefDQ Range in Vref voltage.

TS - is referenced to MRS command clock

TE - is referenced to the Vref_val_tol






Figure - Vref_time for short and long timing diagram

The MRW command to the mode register bits are as follows.

MR14 OP[5:0] : VREF(DQ) Setting MR14 OP[6] : VREF(DQ) Range

The minimum time required between two Vref MRS commands is Vref_time-short for single step and Vref_time-Middle for a full voltage range step




Figure - Vref step single stepsize increment case

REV 1.0 121 *DLI Memory, Inc.* 08/2023



Figure - Vref step single stepsize decrement case





Figure - Vref full step from Vrefmin to Vrefmax case



.....

REV 1.0 122 **DLI Memory, Inc.** 08/2023



Vref Voltage

Vref Voltage

Full Range Step

Vref_val_tol

Vref DC (VDDQ DC)

Time

Figure - Vref full step from Vrefmax to Vrefmin case

The table below contains the DQ internal vref specifications that will be characterized at the component level for compliance. The component level characterization method is tbd.

Parameter	Symbol	Min.	Тур.	Max.	Unit	Notes
Vref Max operating point Range[0]	Vref_max_R0	30%	-	-	VDDQ	1,11
Vref Min operating point Range[0]	Vref_min_R0	-	-	10%	VDDQ	1,11
Vref Max operating point Range[1]	Vref_max_R1	42%	-	-	VDDQ	1,11
Vref Min operating point Range[1]	Vref_min_R1	-	-	22%	VDDQ	1,11
Vref Stepsize	Vref_step	0.30%	0.40%	0.50%	VDDQ	2
Vref Set Tolerance	Vref set tol	-1.000%	0.000%	1.000%	VDDQ	3,4,6
vici set idiciance	VICI_3CC_tOI	-0.10	0.00%	0.10%	VDDQ	3,5,7
	Vref_time-short	-	-	100	ns	8
Vref Step Time	Vref_time-Middle	-	-	200	ns	12
vici Step Time	Vref_time-Long	-	-	250	ns	9
	Vref_time-weak	-	-	1	ms	13,14
Vref Valid tolerance	Vref_val_tol	-0.10%	0.00%	0.10%	VDDQ	10

Table - DQ Internal Vref Specifications

Notes:

- 1. Vref DC voltage referenced to VDDQ_DC.
- 2. Vref stepsize increment/decrement range. Vref at DC level.
- 3. Vref_new = Vref_old + n*Vref_step; n= number of steps; if increment use "+"; If decrement use "-".
- 4. The minimum value of Vref setting tolerance = Vref_new 1.0%*VDDQ. The maximum value of Vref setting tolerance = Vref_new + 1.0%*VDDQ. For n>4.
- 5. The minimum value of Vref setting tolerance = $Vref_new 0.10\%*VDDQ$. The maximum value of Vref setting tolerance = $Vref_new + 0.10\%*VDDQ$. For n < 4.

REV 1.0 123 **DLI Memory, Inc.** 08/2023



- 6. Measured by recording the min and max values of the Vref output over the range, drawing a straight line between those points and comparing all other Vref output settings to that line.
- 7. Measured by recording the min and max values of the Vref output across 4 consectuive steps(n=4), drawing a straight line between those points and comparing all other Vref output settings to that line.
- 8. Time from MRS command to increment or decrement one step size for Vref.
- 9. Time from MRS command to increment or decrement Vrefmin to Vrefmax or Vrefmax to Vrefmin change across the VrefDQ Range in Vref voltage.
- 10.Only applicable for DRAM component level test/characterization purpose. Not applicable for normal mode of operation. Vref valid is to qualify the step times which will be characterized at the component level.
- 11. DRAM range 0 or 1 set by MR14 OP[6].
- 12. Time from MRS command to increment or decrement more than one step size up to a full range of Vref voltage withiin the same VrefDQ range.
- 13. Applies when VRCG high current mode is not enabled, specified by MR13[OP3] = 0.
- 14. Vref_time_weak covers all Vref(DQ) Range and Value change conditions are applied to Vref_time_Short/Middle/Long.



4.24. Command Bus Training

The LPDDR4-SDRAM command bus must be trained before enabling termination for high-frequency operation. LPDDR4 provides an internal VREF(ca) that defaults to a level suitable for un-terminated, low-frequency operation, but the VREF(ca) must be trained to achieve suitable receiver voltage margin for terminated, high-frequency operation. The training mode described here centers the internal VREF(ca) in the CA data eye and at the same time allows for timing adjustments of the CS and CA signals to meet setup/hold requirements. Because it can be difficult to capture commands prior to training the CA inputs, the training mode described here uses a minimum of external commands to enter, train, and exit the Command Bus Training mode.

Note: it is up to the system designer to determine what constitutes "low-frequency" and "high-frequency" based on the capabilities of the system. Low-frequency should then be defined as an operating frequency in which the system can reliably communicate with the SDRAM before Command Bus Training is executed.

The LPDDR4-SDRAM die has a bond-pad (ODT-CA) for multi-rank operation. In a multi-rank system, the terminating rank should be trained first, followed by the non-terminating rank(s). See the ODT section for more information.

The LPDDR4-SDRAM uses Frequency Set-Points to enable multiple operating settings for the die. The LPDDR4-SDRAM defaults to FSP-OP[0] at power-up, which has the default settings to operate in un-terminated, low-frequency environments. Prior to training, the mode register settings should be configured by setting MR13 OP[6]=1B (FSP-WR[1]) and setting all other mode register bits for FSP-OP[1] to the desired settings for high-frequency operation. Prior to entering Command Bus Training, the SDRAM will be operating from FSP-OP[x]. Upon Command Bus Training entry when CKE is driven LOW, the LPDDR4-SDRAM will automatically switch to the alternate FSP register set (FSP-OP[y]) and use the alternate register settings during training (See note 6 in Figure "Entering Command Bus Training Mode and CA Training Pattern Input and Output with VrefCA Value Update" for more information on FSP-OP register sets). Upon training exit when CKE is driven HIGH, the LPDDR4-SDRAM will automatically switch back to the original FSP register set (FSP-OP[x]), returning to the "known-good" state that was operating prior to training. The training values for VREF(ca) are not retained by the DRAM in FSP-OP[y] registers, and must be written to the registers after training exit.

- 1. To enter Command Bus Training mode, issue a MRW-1 command followed by a MRW-2 command to set MR13 OP[0]=1B (Command Bus Training Mode Enabled).
- 2. After time tMRD, CKE may be set LOW, causing the LPDDR4-SDRAM to switch from FSP-OP[x] to FSP-OP[y], and completing the entry into Command Bus Training mode.

A status of DQS_t, DQS_c, DQ and DMI are as follows, and DQ ODT state will be followed Frequency Set Point function except output pins.

- DQS_t[0], DQS_c[0] become input pins for capturing DQ[6:0] levels by its toggling.
- DQ[5:0] become input pins for setting VREF(ca) Level.
- DQ[6] becomes a input pin for setting VREF(ca) Range.
- DQ[7] and DMI[0] become input pins and their input level is Valid level or floating, either way is fine.
- DQ[13:8] become output pins to feedback its capturing value via command bus by CS signal.
- DQS_t[1], DQS_c[1],DMI[1] and DQ[15:14] become output pins or disable, it means that SDRAM may drive to a valid level or left floating.
- 3. At time tCAENT later, LPDDR4 SDRAM can accept to chage its VREF(ca) Range and Value using input signals of DQS_t[0], DQS_c[0] and DQ[6:0] from existing value that's setting via MR12 OP[6:0]. The mapping between MR12 OP code and DQ signals is shown in the table below. At least one Vref CA setting is required before proceed to next training steps.

REV 1.0 125 **DLI Memory, Inc.** 08/2023



Table - Mapping of MR12 OP Code and DQ Numbers

	Mapping							
MR12 OP code	OP6	OP5	OP4	OP3	OP2	OP1	OP0	
DQ Number	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0	

- 4. The new VREF(ca) value must "settle" for time tVREF_LONG before attempting to latch CA information.
- 5. To verify that the receiver has the correct VREF(ca) setting and to further train the CA eye relative to clock (CK), values latched at the receiver on the CA bus are asynchronously output to the DQ bus.
- 6. To exit Command Bus Training mode, drive CKE HIGH, and after time tVREF_LONG issue the MRW-1 command followed by the MRW-2 command to set MR13 OP[0]=0B. After time tMRW the LPDDR4-SDRAM is ready for normal operation. After training exit the LPDDR4-SDRAM will automatically switch back to the FSP-OP registers that were in use prior to training.

Command Bus Training may executed from IDLE, or Self Refresh states. When executing CBT within the Self Refresh state, the SDRAM must not be a power down state (i.e. CKE must be HIGH prior to training entry). Command Bus Training entry and exit is the same, regardless of the SDRAM state from which CBT is initiated.

4.24.0.1. Training Sequence for single-rank systems:

Note that an example shown here is assuming an initial low-frequency, no-terminating operating point, training a high-frequency, terminating operating point. The green text is low-frequency, magenta text is high-frequency. Any operating point may be trained from any known good operating point

- 1. Set MR13 OP[6]=1B to enable writing to Frequency Set Point 'y' (FSP-WR[y]) (or FSP-OP[x], See note).
- 2. Write FSP-WR[y] (or FSP-WR[x]) registers for all channels to set up high-frequency operating parameters.
- 3. Issue MRW-1 and MRW-2 commands to enter Command Bus Training mode.
- 4. Drive CKE LOW, and change CK frequency to the high-frequency operating point.
- 5. Perform Command Bus Training (VREFca, CS, and CA).
- **6.** Exit training by driving CKE HIGH, a change CK frequency to the low-frequency operating point prior to driving CKE HIGH, then issue MRW-1 and MRW-2 commands. When CKE is driven HIGH, the SDRAM will automatically switch back to the FSP-OP registers that were in use prior to training (i.e. trained values are not retained by the SDRAM).
- 7. Write the trained values to FSP-WR[y] (or FSP-WR[x]) by issuing MRW-1 and MRW-2 commands to the SDRAM and setting all applicable mode register parameters.
- **8.** Issue MRW-1 and MRW-2 commands to switch to FSP-OP[y] (or FSP-OP[x]), to turn on termination, and change CK frequency to the highfrequency operating point. At this point the Command Bus is trained and you may proceed to other training or normal operation.

4.24.0.2. Training Sequence for multi-rank systems:

(Example shown here is assuming an initial low-frequency operating point, training a high-frequency operating point. The green text is low-frequency, magenda text is high-frequency. Any operating point may be trained from any known good operating point)

- Set MR13 OP[6]=1B to enable writing to Frequency Set Point 'y' (FSP-WR[y]) (or FSP-WR[x], See Note).
- 2. Write FSP-WR[y] (or FSP-WR[x]) registers for all channels and ranks to set up highfrequency operating parameters.

REV 1.0 126 **DLI Memory, Inc.** 08/2023



- 3. Read MR0 OP[7] on all channels and ranks to determine which die are terminating, signified by MR0 OP[7]=1B.
- 4. Issue MRW-1 and MRW-2 commands to enter Command Bus Training mode on the terminating rank.
- 5. Drive CKE LOW on the terminating rank (or all ranks), and change CK frequency to the high-frequency operating point.
- 6. Perform Command Bus Training on the terminating rank (VREFca, CS, and CA).
- 7. Exit training by driving CKE HIGH, change CK frequency to the low-frequency operating point, and issue MRW-1 and MRW-2 commands to write the trained values to FSP-WR[y] (or FSP-WR[x]). When CKE is driven HIGH, the SDRAM will automatically switch back to the FSP-OP registers that were in use prior to training (i.e. trained values are not retained by the SDRAM).
- 8. Issue MRW-1 and MRW-2 command to enter training mode on the non-terminating rank (but keep CKE HIGH)
- **9.** Issue MRW-1 and MRW-2 commands to switch the terminating rank to FSP-OP[y] (or FSP-OP[x]), to turn on termination, and change CK frequency to the highfrequency operating point.
- 10. Drive CKE LOW on the non-terminating (or all) ranks. The non-terminating rank(s) will now be using FSP-OP[y] (or FSP-OP[x]).
- 11. Perform Command Bus Training on the non-terminating rank (VREFca, CS, and CA).
- 12. Issue MRW-1 and MRW-2 commands to switch the terminating rank to FSP-OP[x] (or FSP-OP[y]) to turn off termination.
- 13. Exit training by driving CKE HIGH on the non-terminating rank, change CK frequency to the low-frequency operating point, and issue MRW-1 and MRW-2 commands. When CKE is driven HIGH, the SDRAM will automatically switch back to the FSP-OP registers that were in use prior to training (i.e. trained values are not retained by the SDRAM).
- **14.** Write the trained values to FSP-WR[y] (or FSP-WR[x]) by issuing MRW-1 and MRW-2 commands to the SDRAM and setting all applicable mode register parameters.
- 15. Issue MRW-1 and MRW-2 commands to switch the terminating rank to FSP-OP[y] (or FSP-OP[x]), to turn on termination, and change CK frequency to the highfrequency operating point. At this point the Command Bus is trained for both ranks and you may proceed to other training or normal operation.

4.24.0.3. Relation between CA input pin and DQ output pin

The relation between CA input pin and DQ out pin is shown in the following table.

Table - Mapping of CA input pin to DQ ouput pin


	Mapping					
CA Number	CA5	CA4	CA3	CA2	CA1	CA0
DQ Number	DQ13	DQ12	DQ11	DQ10	DQ9	DQ8

REV 1.0 127 **DLI Memory, Inc.** 08/2023



4.24.0.4. Timing Diagram

The basic timing diagrams of Command Bus Training are shown in following figures.



NOTES:

- 1. After tCKELCK clock can be stopped or frequency changed any time.
- 2. The input clock condition should be satisfied tCKPRECS and tCKPSTCS.
- 3. Continue to Drive CK and Hold CS pins low until tCKELCK after CKE is low (which disables command decoding).
- 4. DRAM may or may not capture first rising/falling edge of DQS_t/c due to an unstable first rising edge. Hence provide at least consecutive 2 pulses of DQS signal input is required in every DQS input signal at capturing DQ6:0 signals. The captured value of DQ6:0 signal level by each DQS edges are overwritten at any time and the DRAM updates its VREFca setting of MR12 temporary after time tVREFca Long.
- 5. tVREF_LONG may be reduced to tVREF_SHORT if the following conditions are met: 1) The new Vref setting is a single step above or below the old Vref setting, and 2) The DQS pulses a single time, or the new Vref setting value on DQ[6:0] is static and meets tDSTRAIN/tDHTRAIN for every DQS pulse applied.
- 6. When CKE is driven LOW, the SDRAM will switch its FSP-OP registers to use the alternate (i.e. non-active) set. Example: If the SDRAM is currently using FSP-OP[0], then it will switch to FSP-OP[1] when CKE is driven LOW. All operating parameters should be written to the alternate mode registers before entering Command Bus Training to ensure that ODT settings, RL/WL/nWR setting, etc., are set to the correct values. If the alternate FSP-OP has ODT_CA disabled then termination will not enable in CA Bus Training mode. If the ODT_CA pad is bonded to Vss, ODT_CA termination will never enable for that die.
- 7. When CKE is driven low in Command Bus Training mode, the LPDDR4-SDRAM will change operation to the alternate FSP, i.e. the inverse of the FSP programmed in the FSP-OP mode register.






Figure - Consecutive VrefCA Value Update

NOTES:

- 1. After tCKELCK clock can be stopped or frequency changed any time.
- 2. The input clock condition should be satisfied tCKPRECS.
- 3. Continue to Drive CK and Hold CS pins low until tCKELCK after CKE is low (which disables command decoding).
- 4. DRAM may or may not capture first rising/falling edge of DQS_t/c due to an unstable first rising edge. Hence provide at least consecutive 2 pulses of DQS signal input is required in every DQS input signal at capturing DQ6:0 signals. The captured value of DQ6:0 signal level by each DQS edges are overwritten at any time and the DRAM updates its VREFca setting of MR12 temporary after time tVREFca Long.
- 5. tVREF_LONG may be reduced to tVREF_SHORT if the following conditions are met: 1) The new Vref setting is a single step above or below the old Vref setting, and 2) The DQS pulses a single time, or the new Vref setting value on DQ[6:0] is static and meets tDSTRAIN/tDHTRAIN for every DQS pulse applied.
- 6. When CKE is driven LOW, the SDRAM will switch its FSP-OP registers to use the alternate (i.e. non-active) set. Example: If the SDRAM is currently using FSP-OP[0], then it will switch to FSP-OP[1] when CKE is driven LOW. All operating parameters should be written to the alternate mode registers before entering Command Bus Training to ensure that ODT settings, RL/WL/nWR setting, etc., are set to the correct values. If the alternate FSP-OP has ODT_CA disabled then termination will not enable in CA Bus Training mode. If the ODT_CA pad is bonded to Vss, ODT_CA termination will never enable for that die.
- 7. When CKE is driven low in Command Bus Training mode, the LPDDR4-SDRAM will change operation to the alternate FSP, i.e. the inverse of the FSP programmed in the FSP-OP mode register.

REV 1.0 129 **DLI Memory, Inc.** 08/2023






Figure - Exiting Command Bus Training Mode with Valid Command

NOTES:

- 1. Clock can be stopped or frequency changed any time before tCKCKEH. CK must meet tCKCKEH before CKE is driven high. When CKE is driven high the clock frequency must be returned to the original frequency (the frequency corresponding to the FSP at which Command Bus Training mode was entered)
- 2. CS must be Deselect (low) tCKCKEH before CKE is driven high.
- 3. When CKE is driven high, the SDRAM's ODT_CA will revert to the state/value defined by FSP-OP prior to Command Bus Training mode entry, i.e. the original frequency set point (FSP-OP, MR13-OP[7]). Example: If the SDRAM was using FSP-OP[1] for training, then it will switch to FSP-OP[0] when CKE is driven HIGH.
- 4. Training values are not retained by the SDRAM, and must be written to the FSP-OP register set before returning to operation at the trained frequency. Example: VREF(ca) will return to the value programmed in the original set point.
- 5. When CKE is driven high the LPDDR4-SDRAM will revert to the FSP in operation when Command Bus Training mode was entered.






Figure - Exiting Command Bus Training Mode with Power Down Entry

NOTES:

- 1. Clock can be stopped or frequency changed any time before tCKCKEH. CK must meet tCKCKEH before CKE is driven high. When CKE is driven high the clock frequency must be returned to the original frequency (the frequency corresponding to the FSP at which Command Bus Training mode was entered)
- 2. CS must be Deselect (low) tCKCKEH before CKE is driven high.
- 3. When CKE is driven high, the SDRAM's ODT_CA will revert to the state/value defined by FSP-OP prior to Command Bus Training mode entry, i.e. the original frequency set point (FSP-OP, MR13-OP[7]). Example: If the SDRAM was using FSP-OP[1] for training, then it will switch to FSP-OP[0] when CKE is driven HIGH.
- 4. Training values are not retained by the SDRAM, and must be written to the FSP-OP register set before returning to operation at the trained frequency. Example: VREF(ca) will return to the value programmed in the original set point.
- 5. When CKE is driven high the LPDDR4-SDRAM will revert to the FSP in operation when Command Bus Training mode was entered.



Table - Command Bus Training AC Timing Table for Mode 1

Parameter	Symbol	Min/	Data Rate	Unit	Note
		Max	533 1066 1600 2133 2667 3200 3733 4266		
Command Bus Training Timing		-			
Valid Clock Requirement after CKE Input low	tCKELCK	Min	Max(5ns, 3nCK)	tCK	
Data Setup for Vref Training Mode	tDStrain	Min	2	ns	
Data Hold for Vref Training Mode	tDHtrain	Min	2	ns	
Asynchronous Data Read	tADR	Max	20	ns	
CA Bus Training Command to CA Bus traning Command Delay	tCACD	Min	RU(tADR/tCK)	tCK	2
Valid Strobe Requirement before CKE low	tDQSCKE	Min	10	ns	1
First CA Bus Training Command Following CKE Low	tCAENT	Min	250	ns	
Vref Step Time-multiple steps	tVREFCA_long	Max	250	ns	
Vref Step Time-one step	tVREFCA_Short	Max	80	ns	
Valid Clock Requirement before CS High	tCKPRECS	Min	2tCK + tXP (tXP=max(7.5ns, 5nCK)		
Valid Clock Requirement after CS High	tCKPSTCS	Min	max (7.5ns, 5nCK)	ns	
Min Delay from CS to DQS tog- gle in Command bus training	tCS_Vref	Min	2	tCK	
Min delay from CKE high to Strobe High Impedance	tCKEHDQS		10	ns	
Clock and Command Valid before CKE High	tCKCKEH	Min	Max(1.75ns,3nCK)	-	
CA Bus Training CKE High to DQ Tri-state	tMRZ	Min	1.5		
ODT Turn-on latency from CKE	tCKELODTon	Min	20		
ODT Turn-on latency from CKE	tCKELODToff	Min	20		
Exit Command Bus Training	tXCBT_Short	Min	Max(5nCK,200ns)	-	3
Mode to next valid command	tXCBT_Middle	Min	Max(5nCK,200ns)		3
delay	tXCBT_Long	Min	Max(5nCK,200ns)	-	3

Note:

- 1. DQS_t has to retain a low level during tDQSCKE period, as well as DQS_c has to retain a high level.
- 2. If tCACD is violated, the data for samples which violate tCACD will not be available, except for the last sample (where tCACD after this sample is met). Valid data for the last sample will be available after tADR.
- 3. Exit Command Bus Training Mode to next valid command delay Time depends on value of VREF(CA) setting: MR12 OP[5:0] and VREF(CA) Range: MR12 OP[6] of FSP-OP 0 and 1. The details are shown in Table above. Additionally exit Command Bus Training Mode to next valid command delay Time may affect VREF(DQ) setting. Settling time of VREF(DQ) level is same as VREF(CA) level.



4.25. Frequency Set Point (FSP)

Frequency Set-Points allow the LPDDR4-SDRAM CA Bus to be switched between two differing operating frequencies, with changes in voltage swings and termination values, without ever being in an un-trained state which could result in a loss of communication to the DRAM. This is accomplished by duplicating all CA Bus mode register parameters, as well as other mode register parameters commonly changed with operating frequency. These duplicated registers form two sets that use the same mode register addresses, with read/write access controlled by MR bit FSP-WR (Frequency Set-Point Write/Read) and the DRAM operating point controlled by another MR bit FSP-OP (Frequency Set-Point Operation). Changing the FSP-WR bit allows MR parameters to be changed for an alternate Frequency Set-Point without affecting the LPDDR4-SDRAM's current operation. Once all necessary parameters have been written to the alternate Set-Point, changing the FSP-OP bit will switch operation to use all of the new parameters simultaneously (within tFC), eliminating the possibility of a loss of communication that could be caused by a partial configuration change.

Parameters which have two physical registers controlled by FSP-WR and FSP-OP include:

Table - Mode Register Function with two physical registers

MR#	Operand	Function	Note
	OP[3]	RD-PRE (RD Pre-amble Type)	
MR1	OP[6:4]	nWR (Write-Recovery for Auto-Pre-charge commands)	
OP[7]		RPST (RD Post-Amble Length)	
	OP[2:0]	RL (Read Latency)	
MR2	OP[5:3]	WL (Write Latency)	
	OP[6]	WLS (Write Latency Set)	
	OP[0]	PU-Cal (Pull-up Calibration Point)	1
	OP[1]	WR PST (WR Post-Amble Length)	
MR3	OP[5:3]	PDDS (Pull-down Drive Strength)	
	OP[6]	DBI-RD (DBI Read Enable)	
	OP[7]	DBI-WR (DBI Write Enable)	
MR11	OP[2:0]	DQ ODT (DQ Bus Receiver On-Die-Termination)	
HIVII	OP[6:4]	CA ODT (CA Bus Receiver On-Die-Termination)	
MR12	OP[5:0]	VREF(ca) (Vref(ca) Setting)	
MINIZ	OP[6]	VR-CA (Vref(ca) Range)	
MR14	OP[5:0]	Vref(dq) (Vref(dq) Setting)	
MK14	OP[6]	VR-DQ (Vref(dq) Range)	
	OP[2:0]	SoC ODT (Controller ODT Value for VOH calibration)	
MD22	OP[3]	ODTE-CK (CK ODT Enabled for nonterminating rank)	
MR22	OP[4]	ODTE-CS (CS ODT enable for non terminating rank)	
	OP[5]	ODTD-CA (CA ODT termination disable)	

Note:

See Mode Register Definition for more details.

Following table shows how the two mode registers for each of the parameters above can be modified by setting the appropriate FSP-WR value, and how device operation can be switched between operating points by setting the appropriate FSP-OP value. The FSP-WR and FSP-OP functions operate completely independently.

^{1.} The synchronization MR3 OP[0] setting between Ch.0 and Ch.1 then the ZQ calibration is required in order to achieve a Driver strength and ODT tolerance to change MR3 OP[0] PU-CAL is changed through FSP.



Function	MR# & Operand	Data	Operation	Note		
FSP-WR	MR13 OP[6]	0 (Default)	Data write to Mode Register N for FSP-OP[0] by MRW command.	1		
FSF-WK IMK	MK13 OF[0]	141K12 OF [0]	1,11(12) (1, [0]	1	Data write to Mode Register N for FSP-OP[1] by MRW command.	1
FSP-OP	MR13 OP[7]	0 (Default)	DRAM operates with Mode Register N for FSP-OP[0] setting.	2		
rsp-up	MKT2 OF[7]	1	DRAM operates with Mode Register N for FSP-OP[1] setting.	_		

Notes:

- 1. FSP-WR stands for Frequency Set Point Write/Read.
- 2. FSP-OP stands for Frequency Set Point Operating Point.

4.25.0.1. Frequency Set Point update timing

The Frequency set point update timing is shown in the timing diagram below. When changing the frequency set point via MR13 OP[7], the VRCG setting: MR13 OP[3] have to be changed into VREF Fast Response (high current) mode at the same time. After Frequency change time(tFC) is satisfied. VRCG can be changed into Normal Operation mode via MR13 OP[3].




Figure - Frequency Set Point Switching Timing

NOTES: 1. The definition that is Clock frequency change during CKE HIGH should be followed at the frequency change operation.

For more information, refer to Section 4.42 Input Clock Stop and Frequency Change.

DON'T CARE TIME BREAK

Table - tFC value mapping

•							
Application		Step size	Range				
Application	From FSP-OP0	To FSP-OP1	From FSP-OP0	To FSP-OP1			
tFC_Short	Base	A single step increment/decrement	Base	No Change			
tFC_Middle	Base	Two or more steps increment/decrement	Base	No Change			
tFC_Long	-	-	Base	Change			

Notes:

1. As well as from FSP-OP1 to FSP-OP0



Case	From/To	FSP-OP MR13 OP[7]	Vref(ca) set- ting: MR12: OP[5:0]	Vref(ca) Range: MR12 OP[6]	Application	Note
1	From	0	001100	0	tFC Short	1
1	То	1	001101	0	u c_5norc	1
2	From	0	001100	0	tFC Middle	2
_	То	1	001110	0	ti C_i·iidaic	2
3	From	0	Don't care	0	tFC_Long	3
	То	1	Don't care	1	ti C_Long	, ,

Table - tFC value mapping example

Notes:

- 1. A single step size increment/decrement for Vref(ca) Setting Value.
- 2. Two or more step size increment/decrement for Vref(ca) Setting Value.
- 3. VREF(ca) Range is changed. In tis case changing VREF(ca) Setting doesn't affect tFC value.

The LPDDR4-SDRAM defaults to FSP-OP[0] at power-up. Both Set-Points default to settings needed to operate in unterminated, low-frequency environments. To enable the LPDDR4-SDRAM to operate at higher frequencies, Command Bus Training mode should be utilized to train the alternate Frequency Set-Point (Figure "Training Two Frequency Set Points"). See the section Command Bus Training for more details on this training mode.





Figure - Training Two Frequency Set Points

Once both Frequency Set Points have been trained, switching between points can be performed by a single MRW followed by waiting for tFC (figure below)




Figure - Switching between two trained Frequency Set Points



Switching to a third (or more) Set-Point can be accomplished if the memory controller has stored the previously-trained values (in particular the Vref-CA calibration value) and re-writes these to the alternate Set-Point before switching FSP-OP (Figure below).

Figure - Switching to a third trained Frequency Set Point



REV 1.0 136 **DLI Memory, Inc.** 08/2023



4.26. Write Leveling Mode

To improve signal-integrity performance, the LPDDR4 SDRAM provides a write-leveling feature to compensate CK-to-DQS timing skew affecting timing parameters such as tDQSS, tDSS, and tDSH. The DRAM samples the clock state with the rising edge of DQS signals, and asynchronously feeds back to the memory controller. The memory controller references this feedback to adjust the clock-to-data strobe signal relationship for each DQS_t/DQS_c signal pair.

All data bits (DQ[7:0] for DQS_t/DQS_c[0], and DQ[15:8] for DQS_t/DQS_c[1]) carry the training feedback to the controller. Both DQS signals in each channel must be leveled independently. Write-leveling entry/exit is independent between channels.

The LPDDR4 SDRAM enters into write-leveling mode when mode register MR2-OP[7] is set HIGH. When entering write-leveling mode, the state of the DQ pins is undefined. During write-leveling mode, only DESELECT commands are allowed, or a MRW command to exit the write-leveling operation. Depending on the absolute values of tQSL and tQSH in the application, the value of tDQSS may have to be better than the limits provided in the chapter "AC Timing Parameters" in order to satisfy the tDSS and tDSH specification. Upon completion of the write-leveling operation, the DRAM exits from write-leveling mode when MR2-OP[7] is reset LOW.

Write Leveling should be performed before Write Training (DQS2DQ Training).

Write Leveling Procedure:

- 1. Enter into Write-leveling mode by setting MR2-OP[7]=1,
- 2. Once entered into Write-leveling mode, DQS_t must be driven LOW and DQS_c HIGH after a delay of tWLDQSEN.
- 3. Wait for a time tWLMRD before providing the first DQS signal input. The delay time tWLMRD(MAX) is controller-dependent.
- 4. DRAM may or may not capture first rising edge of DQS_t due to an unstable first risign edge. Hence provide at least consecutive 2 pulses of DQS signal input is required in every DQS input signal during Write Training Mode. The captured clock level by each DQS edges are overwritten at any time and the DRAM provides asynchronous feedback on all the DQ bits after time tWLO.
- 5. The feedback provided by the DRAM is referenced by the controller to increment or decrement the DQS_t and/or DQS_c delay settings.
- 6. Repeat step 4 through step 5 until the proper DQS_t/DQS_c delay is established.
- 7. Exit from Write-leveling mode by setting MR2-OP[7]=0.



A Write Leveling timing example is shown in figure below.

Figure - Write Leveling Timing, tDQSL(max)





Figure - Write Leveling Timing, tDQSL(min)






4.26.1. Input Clock Frequency Stop and Change

The input clock frequency can be stopped or changed from one stable clock rate to another stable clock rate during Write Leveling mode.

The Frequency stop or change timing is shown in Figure below





 $\label{eq:notes} \mbox{NOTES}: \mbox{1. CK_t} \mbox{ is held LOW and CK_c} \mbox{ is held HIGH during clock stop}.$

2. CS shall be held LOW during clock clock stop



4.27. MPC [RD DQ Calibration] Command

LPDDR4 devices feature a RD DQ Calibration training function that outputs a 16-bit user-defined pattern on the DQ pins. RD DQ Calibration is initiated by issuing a MPC [RD DQ Calibration] command followed by a CAS-2 command, cause the LPDDR4-SDRAM to drive the contents of MR32 followed by the contents of MR40 on each of DQ[15:0] and DMI[1:0]. The pattern can be inverted on selected DQ pins according to user-defined invert masks written to MR15 and MR20.

RD DQ Calibration Training Procedure

The procedure for executing RD DQ Calibration is:

- Issue MRW commands to write MR32 (first eight bits), MR40 (second eight bits), MR15 (eight-bit invert mask for byte 0), and MR20 (eight-bit invert mask for byte 1)
 - o Optionally this step could be skipped to use the default patterns
 - MR32 default = 5Ah
 - MR40 default = 3Ch
 - MR15 default = 55h
 - MR20 default = 55h
- Issue an MPC [RD DQ Calibration] command followed immediately by a CAS-2 command
 - o Each time an MPC [RD DQ Calibration] command followed by a CAS-2 is received by the LPDDR4 SDRAM, a 16-bit data burst will, after the currently set RL, drive the eight bits programmed in MR32 followed by the eight bits programmed in MR40 on all I/O pins
 - o The data pattern will be inverted for I/O pins with a '1' programmed in the corresponding invert mask mode register bit (see Table "Invert Mask Assignments")
 - o Note that the pattern is driven on the DMI pins, but no data bus inversion function is enabled, even if Read DBI is enabled in the DRAM mode register.
 - o The MPC-1 [RD DQ Calibration] command can be issued every tCCD seamlessly, and tRTRRD delay is required between Array Read command and the MPC-1 [RD DQ Calibration] command as well the delay required between the MPC-1 [RD DQ Calibration] command and an array read.
 - o The operands received with the CAS-2 command must be driven LOW
- DQ Read Training can be performed with any or no banks active, during Refresh, or during SREF with CKE high


Table - Invert Mask Assignments

Pin	DQ8	DQ9	DQ10	DQ11	DMI1	DQ12	DQ13	DQ14	DQ15
MR20	OP0	OP1	OP2	OP3	N/A	OP4	OP5	OP6	OP7
Dim	DOO	DO1	DOG	DO3	DMIO	DO 4	DOF	DO/	DO7
Pin	DQ0	DQ1	DQ2	DQ3	DMIO	DQ4	DQ5	DQ6	DQ7

REV 1.0 140 **DLI Memory, Inc.** 08/2023



Figure - DQ Read Training Timing: Read to Read DQ Calibration




NOTES: 1. Read-1 to MPC [RD DQ Calibration] Operation is shown as an example of command-to-command timing. Timing from Read-1 to MPC [RD DQ Calibration] command is tRTRRD.

TIME BREAK

- 2. MPC [RD DQ Calibration] uses the same command-to-data timing relationship (RL, tDQSCK, tDQSQ) as a Read-1 command.

 3. BL = 16, Read Preamble: Toggle, Read Postamble: 0.5nCK.
- 4. DES commands are shown for ease of illustration; other commands may be valid at these times

Figure - DQ Read Training Timing: Read DQ Cal. to Read DQ Cal. / Read



- 2. MPC [RD DQ Calibration] to Read-1 Operation is shown as an example of command-to-command timing.
- MPC [RD DQ Calibration] uses the same command-to-data timing relationship (RL, tDQSCK, tDQSQ) as a Read-1 command.
 Seamless MPC [RD DQ Calibration] commands may be executed by repeating the command every tCCD time.
- 5. Timing from MPC [RD DQ Calibration] command to Read-1 is tRTRRD.
- 6. BL = 16, Read Preamble: Toggle, Read Postamble: 0.5nCK.
- 7. DES commands are shown for ease of illustration; other commands may be valid at these times.



4.27.1. MPC [RD DQ Calibration] Example

An example of MPC [RD DQ Calibration] output is shown in Table "MPC [RD DQ Calibration] Bit Ordering and Inversion Example". This shows the 16-bit data pattern that will be driven on each DQ when one DQ Read Training command is executed. This output assumes the following mode register values are used:

- MR32 = 1CH
- MR40 = 59H
- MR15 = 55H
- MR20 = 55H

Table - MPC [RD DQ Calibration] Bit Ordering and Inversion Example

	Table in 6 [RE Secondation] Secondation with the secondation secondation in Secon																
Pin								Bit	t sequ	ence	->						
	Invert?	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DQ0	Yes	1	0	1	0	0	1	1	0	1	1	1	0	0	0	1	1
DQ1	No	0	1	0	1	1	0	0	1	0	0	0	1	1	1	0	0
DQ2	Yes	1	0	1	0	0	1	1	0	1	1	1	0	0	0	1	1
DQ3	No	0	1	0	1	1	0	0	1	0	0	0	1	1	1	0	0
DMI0	Never	0	1	0	1	1	0	0	1	0	0	0	1	1	1	0	0
DQ4	Yes	1	0	1	0	0	1	1	0	1	1	1	0	0	0	1	1
DQ5	No	0	1	0	1	1	0	0	1	0	0	0	1	1	1	0	0
DQ6	Yes	1	0	1	0	0	1	1	0	1	1	1	0	0	0	1	1
DQ7	No	0	1	0	1	1	0	0	1	0	0	0	1	1	1	0	0
DQ8	Yes	1	0	1	0	0	1	1	0	1	1	1	0	0	0	1	1
DQ9	No	0	1	0	1	1	0	0	1	0	0	0	1	1	1	0	0
DQ10	Yes	1	0	1	0	0	1	1	0	1	1	1	0	0	0	1	1
DQ11	No	0	1	0	1	1	0	0	1	0	0	0	1	1	1	0	0
DMI1	Never	0	1	0	1	1	0	0	1	0	0	0	1	1	1	0	0
DQ12	Yes	1	0	1	0	0	1	1	0	1	1	1	0	0	0	1	1
DQ13	No	0	1	0	1	1	0	0	1	0	0	0	1	1	1	0	0
DQ14	Yes	1	0	1	0	0	1	1	0	1	1	1	0	0	0	1	1
DQ15	No	0	1	0	1	1	0	0	1	0	0	0	1	1	1	0	0

Notes:

- 1. The patterns contained in MR32 and MR40 are transmitted on DQ[15:0] and DMI[1:0] when RD DQ Calibration is initiated via a MPC [RD DQ Calibration] command. The pattern transmitted serially on each data lane, organized "little endian" such that the low order bit in a byte is transmitted first. If the data pattern is 27H, then the first bit transmitted with be a '1', followed by '1', '1', '0', '0', '1', '0', and '0'. The bit stream will be 00100111.
- 2. MR15 and MR22 may be used to invert the MR32/MR40 data pattern on the DQ pins. See MR15 and MR20 for more information. Data is never inverted on the DMI[1:0] pins.
- 3. DMI [1:0] outputs status follows in the table below

Table - MR Setting vs. DMI Status

DM Function MR13 OP[5]	Write DBIdc Function MR3 OP[7]	Read DBIdc Function MR3 OP[6]	DMI Status			
1: Disable	0: Disable	0: Disable	Hi-Z			
1: Disable	1: Enable	0: Disable	The data pattern is transmitted			
1: Disable	0: Disable	1: Enable	The data pattern is transmitted			
1: Disable	1: Enable	1: Enable	The data pattern is transmitted			
0: Enable	0: Disable	0: Disable	The data pattern is transmitted			



DM Function MR13 OP[5]	Write DBIdc Function MR3 OP[7]	Read DBIdc Function MR3 OP[6]	DMI Status
0: Enable	1: Enable	0: Disable	The data pattern is transmitted
0: Enable	0: Disable	1: Enable	The data pattern is transmitted
0: Enable	1: Enable	1: Enable	The data pattern is transmitted

^{4.} No Data Bus Inversion (DBI) function is enacted during RD DQ Calibration, even if DBI is enabled in MR3-OP[6].

4.27.2. MPC of Read DQ Calibration after Power-Down Exit

Following the power-down state, an additional time, tMRRI, is required prior to issuing the MPC of Read DQ Calibration command. This additional time (equivalent to tRCD) is required in order to be able to maximize power-down current savings by allowing more power-up time for the Read DQ data in MR32 and MR40 data path after exit from standby, power-down mode.




Figure - MPC Read DQ Calibration Following Power-Down State



4.28. MPC Write Training (DQS-DQ Training)

The LPDDR4-SDRAM uses an un-matched DQS-DQ path to enable high speed performance and save power in the DRAM. As a result, the DQS strobe must be trained to arrive at the DQ latch center-aligned with the Data eye. The SDRAM DQ receiver is located at the DQ pad, and has a shorter internal delay in the SDRAM than does the DQS signal. The SDRAM DQ receiver will latch the data present on the DQ bus when DQS reaches the latch, and training is accomplished by delaying the DQ signals relative to DQS such that the Data eye arrives at the receiver latch centered on the DQS transition.

Two modes of training are available in LPDDR4:

- Command-based FIFO WR/RD with user patterns
- A internal DQS clock-tree oscillator, to determine the need for, and the magnitude of, required training.

The command-based FIFO WR/RD uses the MPC command with operands to enable this special mode of operation. When issuing the MPC command, if OP6 is set LOW then the DRAM will perform a NOP command. When OP6 is set HIGH, then OP5:0 enable training functions or are reserved for future use (RFU). MPC commands that initiate a Read FIFO, READ DQ Calibration or Write FIFO to the SDRAM must be followed immediately by a CAS-2 command. See "Multi Purpose Command (MPC) Definition" for more information.

To perform Write Training, the controller can issue a MPC [Write DQ FIFO] command with OP[6:0] set as described in the MPC Definition section, followed immediately by a CAS-2 command (CAS-2 operands should be driven LOW) to initiate a Write DQ FIFO. Timings for MPC [Write DQ FIFO] are identical to a Write command, with WL (Write Latency) timed from the 2nd rising clock edge of the CAS-2 command. Up to 5 consecutive MPC [Write DQ FIFO] commands with user defined patterns may be issued to the SDRAM to store up to 80 values (BL16 x5) per pin that can be read back via the MPC [Read DQ FIFO] command. Write/Read FIFO Pointer operation is described later in this section.

After writing data to the SDRAM with the MPC [Write DQ FIFO] command, the data can be read back with the MPC [Read DQ FIFO] command and results compared with "expect" data to see if further training (DQ delay) is needed. MPC [Read DQ FIFO] is initiated by issuing a MPC command with OP[6:0] set as described in the MPC Definition section, followed immediately by a CAS-2 command (CAS-2 operands must be driven LOW). Timings for the MPC [Read DQ FIFO] command are identical to a Read command, with RL (Read Latency) timed from the 2nd rising clock edge of the CAS-2 command.

Read DQ FIFO is non-destructive to the data captured in the FIFO, so data may be read continuously until it is either overwritten by a Write DQ FIFO command or disturbed by CKE LOW or any of the following commands; Write, Masked Write, Read, Read DQ Calibration and a MRR. If fewer than 5 Write DQ FIFO commands were executed, then unwritten registers will have un-defined (but valid) data when read back.

The following command about MRW is only allowed from MPC [Write DQ FIFO] command to MPC [Read DQ FIFO]. Allowing MRW command is for OP[7]:FSP-OP, OP[6]:FSP-WR and OP[3]:VRCG of MR13 and MR14. And the rest of MRW command is prohibited.

For example: If 5 Write DQ FIFO commands are executed sequentially, then a series of Read DQ FIFO commands will read valid data from FIFO[0], FIFO[1]....FIFO[4], and will then wrap back to FIFO[0] on the next Read DQ FIFO.

On the other hand, if fewer than 5 Write DQ FIFO commands are executed sequentially (example=3), then a series of Read DQ FIFO commands will return valid data for FIFO[0], FIFO[1], and FIFO[2], but the next two Read DQ FIFO commands will return un-defined data for FIFO[3] and FIFO[4] before wrapping back to the valid data in FIFO[0].

REV 1.0 144 **DLI Memory, Inc.** 08/2023

TIME BREAK



4.28.1. FIFO Pointer Reset and Synchronism

The Write DQ FIFO pointer is reset under the following conditions:

- Power-up initialization
- RESET_n asserted
- Power-down entry
- Self Refresh Power-Down entry

The MPC [Write DQ FIFO] command advances the WR-FIFO pointer, and the MPC [Read DQ FIFO] advances the RD-FIFO pointer. Also any normal (non-FIFO) Read Operation (RD, RDA) advances both WR-FIFO pointer and RD-FIFO pointer. Issuing (non-FIFO) Read Operation command is inhibited during Write training period. To keep the pointers aligned, the SoC memory controller must adhere to the following restriction at the end of Write training period:

b=a+(n*c)

Where:


'a' is the number of MPC [Write DQ FIFO] commands

'b' is the number of MPC [Read DQ FIFO] commands

'c' is the FIFO depth (=5 for LPDDR4)

'n' is a positive integer, ≥ 0

Figure - MPC [Write DQ FIFO] Operation Timing




NOTES: 1. MPC [WR FIFO] can be executed with a single bank or multiple banks active, during Refresh, or during SREF with CKE HIGH.

- 2. Write-1 to MPC is shown as an example of command-to-command timing for MPC. Timing from Write-1 to MPC [WR-FIFO] is tWRWTR.
- 3. Seamless MPC [WR-FIFO] commands may be executed by repeating the command every tCCD time.
- 4. MPC [WR-FIFO] uses the same command-to-data timing relationship (WL, tDQSS, tDQS2DQ) as a Write-1 command. 5. A maximum of 5 MPC [WR-FIFO] commands may be executed consecutively without corrupting FIFO data
- The 6th MPC [WR-FIFO] command will overwrite the FIFO data from the first command. If fewer than 5 MPC [WR-FIFO] commands are executed, then the remaining FIFO locations will contain undefined data.
- 6. For the CAS-2 command following a MPC command, the CAS-2 operands must be driven "LOW."
- 7. To avoid corrupting the FIFO contents, MPC [RD-FIFO] must immediately follow MPC [WR-FIFO]/CAS-2 without any other command disturbing FIFO pointers in-between. FIFO pointers are disturbed by CKE Low, Write, Masked Write, Read, Read DQ Calibration and MRR.
- 8. BL = 16, Write Postamble = 0.5nCK
- 9. DES commands are shown for ease of illustration; other commands may be valid at these times.



Figure - MPC [Write FIFO] to MPC [Read FIFO] Timing



- NOTES: 1. MPC [WR FIFO] can be executed with a single bank or multiple banks active, during Refresh, or during SREF with CKE HIGH.

 2. MPC [WR-FIFO] to MPC [RD-FIFO] is shown as an example of command-to-command timing for MPC.

 Timing from MPC [WR-FIFO] to MPC [RD-FIFO] is specified in the command-to-command timing table.
 - 3. Seamless MPC [RD-FIFO] commands may be executed by repeating the command every tCCD time.

 - 4. MPC [RD-FIFO] uses the same command-to-data timing relationship (RL, tDQSCK, tDQSQ) as a Read-1 command.
 5. Data may be continuously read from the FIFO without any data corruption. After 5 MPC [RD-FIFO] commands the FIFO pointer will wrap back to the 1st FIFO and continue advancing. If fewer than 5 MPC [WR-FIFO] commands were executed, then the MPC [RD-FIFO] commands to those

 - FIFO locations will return undefined data. See the Write Training section for more information on the FIFO pointer behavior.

 6. For the CAS-2 command immediately following a MPC command, the CAS-2 operands must be driven "LOW."


 7. DMI[1:0] signals will be driven if any of WR-DBI, RD-DBI, or DM is enabled in the mode registers. See Write Training section for more information on DMI behavior.
 - 8. BL = 16, Write Postamble = 0.5nCK, Read Preamble: Toggle, Read Postamble: 0.5nCK
 - 9. DES commands are shown for ease of illustration; other commands may be valid at these times.

DON'T CARE

TIME BREAK



Figure - MPC [Read FIFO] to Read Timing




- NOTES: 1. MPC [WR FIFO] can be executed with a single bank or multiple banks active, during Refresh, or during SREF with CKE HIGH.
 - 2. MPC [RD-FIFO] to Read-1 Operation is shown as an example of command-to-command timing for MPC. Timing from MPC [RD-FIFO] command to Read is tRTRRD.
 - 3. Seamless MPC [RD-FIFO] commands may be executed by repeating the command every tCCD time.
 - 4. MPC [RD-FIFO] uses the same command-to-data timing relationship (RL, tDQSCK, tDQSQ) as a Read-1 command.
 - 5. Data may be continuously read from the FIFO without any data corruption. After 5 MPC [RD-FIFO] commands the FIFO pointer will wrap back to the 1st FIFO and continue advancing. If fewer than 5 MPC [WR-FIFO] commands were executed, then the MPC [RD-FIFO] commands to those FIFO locations will return undefined data. See the Write Training section for more information on the FIFO pointer behavior.
 - 6. For the CAS-2 command immediately following a MPC command, the CAS-2 operands must be driven "LOW."
 - 7. DMI[1:0] signals will be driven if any of WR-DBI, RD-DBI, or DM is enabled in the mode registers. See Write Training section for more information on DMI behavior. 8. BL = 16, Read Preamble: Toggle, Read Postamble: 0.5nCK

 - 9. DES commands are shown for ease of illustration; other commands may be valid at these times.



Figure - MPC [Write FIFO] with DQ ODT Timing



vote


- MPC [WR FIFO] can be executed with a single bank or multiple banks active, during Refresh, or during SREF with CKE HIGH.
- MPC [WR-FIFO] uses the same command-to-data/ODT timing relationship (WL, tDQSS, tDQS2DQ, ODTLon, ODTLoff, tODTon, tODToff) as a Write-1 command.

DON'T CARE TIME BREAK

- 3. For the CAS-2 command immediately following a MPC command, the CAS-2 operands must be driven "LOW."
- 4. BL = 16, Write Postamble = 0.5nCK
- 5. DES commands are shown for ease of illustration; other commands may be valid at these times.







Any commands except MPC WR FIFO and other exception commands defined other section in this document (i.e. MPC Read DQ Cal).
 DES commands are shown for ease of illustration; other commands may be valid at these times.

Parameter	Symbol	Min/ Max	Data Rate	Unit	Note
MPC Write FIFO Timing					
Additional time After tXP has expired until MPC[Write FIFO] CMD may be issued	tMPCWR	Min	tRCD+3nCK	-	



4.29. DQS Interval Oscillator

As voltage and temperature change on the SDRAM die, the DQS clock tree delay will shift and may require re-training. The LPDDR4-SDRAM includes an internal DQS clock-tree oscillator to measure the amount of delay over a given time interval (determined by the controller), allowing the controller to compare the trained delay value to the delay value seen at a later time. The DQS Oscillator will provide the controller with important information regarding the need to retrain, and the magnitude of potential error.

The DQS Interval Oscillator is started by issuing a MPC [Start DQS Osc] command with OP[6:0] set as described in the MPC Operation section, which will start an internal ring oscillator that counts the number of time a signal propagates through a copy of the DQS clock tree.

The DQS Oscillator may be stopped by issuing a MPC [Stop DQS Osc] command with OP[6:0] set as described in the MPC Operation section, or the controller may instruct the SDRAM to count for a specific number of clocks and then stop automatically (See MR23 for more information). If MR23 is set to automatically stop the DQS Oscillator, then the MPC [Stop DQS Osc] command should not be used (illegal). When the DQS Oscillator is stopped by either method, the result of the oscillator counter is automatically stored in MR18 and MR19.

The controller may adjust the accuracy of the result by running the DQS Interval Oscillator for shorter (less accurate) or longer (more accurate) duration. The accuracy of the result for a given temperature and voltage is determined by the following equation:

DQS Oscillator Granularity Error = 2 * (DQS delay) / run time

Where:

Run Time = total time between start and stop commands

DQS delay = the value of the DQS clock tree delay (tDQS2DQ min/max)

Additional matching error must be included, which is the difference between DQS training circuit and the actual DQS clock tree across voltage and temperature. The matching error is vendor specific.

Therefore, the total accuracy of the DQS Oscillator counter is given by:

DQS Oscillator Accuracy = 1 - Granularity Error - Matching Error

For example: If the total time between start and stop commands is 100ns, and the maximum DQS clock tree delay is 800ps (tDQS2DQ max), then the DQS Oscillator Granularity Error is:

DQS Oscillator Granularity Error = 2*(0.8ns) / 100ns = 1.6%

This equates to a granularity timing error or 12.8ps.

Assuming a circuit Matching Error of 5.5ps across voltage and temperature, then the accuracy is:

DQS Oscillator Accuracy = 1 - [(12.8+5.5) / 800] = 97.7%

For example: running the DQS oscillator for a longer period improves the accuracy. If the total time between start and stop commands is 500ns, and the maximum DQS clock tree delay is 800ps (tDQS2DQ max), then the DQS Oscillator Granularity Error is:



DQS Oscillator Granularity Error = 2*(0.8ns) / 500ns = 0.32%

This equates to a granularity timing error or 2.56ps.

Assuming a circuit Matching Error of 5.5ps across voltage and temperature, then the accuracy is:

DQS Oscillator Accuracy =
$$1 - [(2.56+5.5) / 800] = 99.0\%$$

The result of the DQS Interval Oscillator is defined as the number of DQS Clock Tree Delays that can be counted within the "run time," determined by the controller. The result is stored in MR18-OP[7:0] and MR19-OP[7:0]. MR18 contains the least significant bits (LSB) of the result, and MR19 contains the most significant bits (MSB) of the result. MR18 and MR19 are overwritten by the SDRAM when a MPC-1 [Stop DQS Osc] command is received. The SDRAM counter will count to its maximum value ($=2^16$) and stop. If the maximum value is read from the mode registers, then the memory controller must assume that the counter overflowed the register and discard the result. The longest "run time" for the oscillator that will not overflow the counter registers can be calculated as follows:

Longest Run Time Interval = $2^{16} * tDQS2DQ(min) = 2^{16} * 0.2ns = 13.1us$




4.29.1. Interval Oscillator matching error

The interval oscillator matching error is defined as the difference between the DQS training ckt(interval oscillator) and the actual DQS clock tree across voltage and temperature.

Parameters:

- tDQS2DQ: Actual DQS clock tree delay
- tDQSOSC: Training ckt(interval oscillator) delay
- OSCOffset: Average delay difference over voltage and temp(shown in the figure below)
- OSCMatch: DQS oscillator matching error

Figure - Interval oscillator offset (OSCoffset)



Temp(T)/Voltage(V)

OSC_{Match}:

$$OSC_{Match} = [tDQS2DQ_{(V,T)} - tDQS_{OSC(V,T)} - OSC_{offset}]$$

tDQS_{OSC}:

$$tDQS_{OSC(V,T)} = Runtime / 2 * Count$$

Table - DQS Oscillator Matching Error Specification

Parameter	Symbol	Min	Max	Units	Notes
DQS Oscillator Matching Error	OSC _{Match}	-20	20	ps	1,2,3,4,5,6,7
DQS Oscillator Offset	OSC _{offset}	-100	100	ps	2,4,7

Note

- $1. \ The \ OSC_{Match} \ is \ the \ matching \ error \ per \ between \ the \ actual \ DQS \ and \ DQS \ interval \ oscillator \ over \ voltage \ and \ temp.$
- 2. This parameter will be characterized or guaranteed by design.



3. The OSC_{Match} is defined as the following:

$$OSC_{Match} = [tDQS2DQ_{(V,T)} - tDQS_{OSC(V,T)} - OSC_{offset}]$$

Where $tDQS2DQ_{(V,T)}$ and $tDQS_{OSC(V,T)}$ are determined over the same voltage and temp conditions.

4. The runtime of the oscillator must be at least 200ns for determining $tDQS_{OSC(V,T)}$

$$tDQS_{OSC(V,T)} = Runtime / 2 * Count$$

- 5. The input stimulus for tDQS2DQ will be consistent over voltage and temp conditions.
- 6. The OSCoffset is the average difference of the endpoints across voltage and temp.
- 7. These parameters are defined per channel.
- 8. tDQS2DQ(V,T) delay will be the average of DQS to DQ delay over the runtime period.



4.29.2. DQS Interval Oscillator Readout Timing

OSC Stop to its counting value readout timing is shown in following figures:







Figure - In case of DQS Interval Oscillator is stopped by DQS interval timer



Parameter	Symbol	Min/ Max	Data Rate	Unit	Note
Delay time from OSC stop to Mode Register Readout	tOSCO	Min	Max (40ns, 8nCK)	tCK	



4.30. Read Preamble Training

LPDDR4 READ Preamble Training is supported through the MPC function.

This mode can be used to train or read level the DQS receivers. Once READ Preamble Training is enabled by MR13[OP1] = 1, the LPDDR4 DRAM will drive DQS_t LOW, DQS_c HIGH within tSDO and remain at these levels until an MPC DQ READ Training command is issued.

During READ Preamble Training the DQS preamble provided during normal operation will not be driven by the DRAM. Once the MPC DQ READ Training command is issued, the DRAM will drive DQS_t/DQD_c like a normal READ burst after RL. DRAM may or may not drive DO[15:0] in this mode.

While in READ Preamble Training Mode, only READ DQ Calibration commands may be issued.

- •Issue an MPC [RD DQ Calibration] command followed immediately by a CAS-2 command.
- Each time an MPC [RD DQ Calibration] command followed by a CAS-2 is received by the LPDDR4 SDRAM, a 16-bit data burst will, after the currently set RL, drive the eight bits programmed in MR32 followed by the eight bits programmed in MR40 on all I/O pins.
- The data pattern will be inverted for I/O pins with a '1' programmed in the corresponding invert mask mode register bit.
- Note that the pattern is driven on the DMI pins, but no data bus inversion function is enabled, even if Read DBI is enabled in the DRAM mode register.
- This command can be issued every tCCD seamlessly.
- The operands received with the CAS-2 command must be driven LOW.

READ Preamble Training is exited within tSDO after setting MR13[OP1] = 0.

COMMAND (MRW-1)(MRW-1)(MRW-2) DES DES DES DES X DES DES X DES DES DES DES DES X DES XMRW-1XMRW-1X<mark>MRW-2XMRW-2</mark> DES X DES CAS-2 CAS-2 RL tDQSCK tSDO tSDO Read Preamble Training Mode = Enable: MR13[OP1] = 1 Read Preamble Training Mode = Disable: MR13[OP1] = 0 DQS c DQS t tDQSQ DQ (High-Z or Driven) DQ (High-Z or Driven) High-Z TIME BREAK 1. Read DQ Calibration supports only BL16 operation

Figure - Read Preamble Training

REV 1.0 155 **DLI Memory, Inc.** 08/2023



4.31. Multi Purpose Command (MPC)

LPDDR4-SDRAMs use the MPC command to issue a NOP and to access various training modes. The MPC command is initiated with CS, and CA[5:0] asserted to the proper state at the rising edge of CK, as defined by the Command Truth Table. The MPC command has seven operands (OP[6:0]) that are decoded to execute specific commands in the SDRAM. OP[6] is a special bit that is decoded on the first rising CK edge of the MPC command. When OP[6]=0 then the SDRAM executes a NOP (no operation) command, and when OP[6]=1 then the SDRAM further decodes one of several training commands.

When OP[6]=1 and when the training command includes a Read or Write operation, the MPC command must be followed immediately by a CAS-2 command. For training commands that Read or Write the SDRAM, read latency (RL) and write latency (WL) are counted from the second rising CK edge of the CAS-2 command with the same timing relationship as any normal Read or Write command. The operands of the CAS-2 command following a MPC Read/Write command must be driven LOW. The following MPC commands must be followed by a CAS-2 command:

- Write FIFO
- Read FIFO
- Read DQ Calibration

All other MPC commands do not require a CAS-2 command, including:

- NOP
- Start DQS Interval Oscillator
- Stop DOS Interval Oscillator
- Start ZQ Calibration
- Latch ZQ Calibration



Table - MPC Command Definition


	SDR Co	mmand Pin	s (2)			SDR CA	Pins (6)			01/ 1	
Command	CK	Œ	cs	CAO	CA1	CA2	CA3	CA4	CA5	CK_t edge	Notes
	CK_t(n-1)	CK_t(n)	03	OAO	OAT	OAZ	ONS	OAT	OAS		
Multi Purpose Command	н	Н	Н	L	L	L	L	L	OP6	R1	1.2
(MPC)	11	11	L	OP0	OP1	OP2	OP3	OP4	OP5	R2	1,2

Function	Operand	Data	Notes
Training Modes	OP[6:0]	0XXXXXXB: NOP 1000001B: RD FIFO (only supports BL16 operation) 1000011B: RD DQ Calibration (MR32/MR40) 1000101B: RFU 1000111B: WR FIFO (only supports BL16 operation) 1001001B: RFU 1001011B: Start DQS Osc 1001101B: Stop DQS Osc 1001111B: ZQCal Start 1010001B: ZQCal Latch All Others: Reserved	1,2,3,4

Notes:

- 1. See command truth table for more information
- 2. MPC commands for Read or Write training operations must be immediately followed by CAS-2 command consecutively without any other commands in between. MPC command must be issued first before issuing the CAS-2 command.
- 3. Write FIFO and Read FIFO commands will only operate as BL16, ignoring the burst length selected by MR1 OP[1:0].

Figure - MPC [WR FIFO] Operation :WPRE = 2nCK, tWPST = 0.5nCK




Notes

- 1. MPC [WR FIFO] can be executed with a single bank or multiple banks active, during Refresh, or during SREF with CKE HIGH.
- 2. Write-1 to MPC is shown as an example of command-to-command timing for MPC. Timing from Write-1 to MPC [WR-FIFO] is tWRWTR.
- 3. Seamless MPC [WR-FIFO] commands may be executed by repeating the command every tCCD time.
- 4. MPC [WR-FIFO] uses the same command-to-data timing relationship (WL, tDQSS, tDQS2DQ) as a Write-1 command.
- 5. A maximum of 5 MPC [WR-FIFO] commands may be executed consecutively without corrupting FIFO data. The 6th MPC [WR-FIFO] command will overwrite the FIFO data from the first command. If fewer than 5 MPC [WR-FIFO] commands are executed, then the remaining FIFO locations will contain undefined data.
- 6. For the CAS-2 command following a MPC command, the CAS-2 operands must be driven "LOW."
- 7. To avoid corrupting the FIFO contents, MPC [RD-FIFO] must immediately follow MPC [WR-FIFO]/CAS-2 without any other command disturbing FIFO pointers in-between. FIFO pointers are disturbed by CKE Low, Write, Masked Write, Read, Read DQ Calibration and MRR. See Write Training session for more information on FIFO pointer behavior.



Figure - MPC [RD FIFO] Read Operation

(Shown with tWPRE=2nCK, tWPST=0.5nCK, tRPRE=toggling, tRPST=1.5nCK)




Notes:

- 1. MPC [WR FIFO] can be executed with a single bank or multiple banks active, during Refresh, or during SREF with CKE HIGH.
- 2. MPC [WR FIFO] to MPC [RD FIFO] is shown as an example of command-to-command timing for MPC.
- 3. Seamless MPC [RD-FIFO] commands may be executed by repeating the command every tCCD time.
- 4. MPC [RD-FIFO] uses the same command-to-data timing relationship (RL, tDQSCK) as a Read-1 command.
- 5. Data may be continuously read from the FIFO without any data corruption. After 5 MPC [RD-FIFO] commands the FIFO pointer will wrap back to the 1st FIFO and continue advancing. If fewer than 5 MPC [WR-FIFO] commands were executed, then the MPC [RD-FIFO] commands to those FIFO locations will return undefined data. See the Write Training section for more information on the FIFO pointer behavior.
- 6. For the CAS-2 command immediately following a MPC command, the CAS-2 operands must be driven "LOW."
- 7. DMI[1:0] signals will be driven if any of WR-DBI, RD-DBI, or DM is enabled in the mode registers. See Write Training section for more information on DMI behavior.

Figure - MPC [RD FIFO] Operation

(Shown with tRPRE=toggling, tRPST=1.5nCK)



Notes:

- 1. MPC [RD FIFO] can be executed with a single bank or multiple banks active, during Refresh, or during SREF with CKE HIGH.
- 2. MPC [RD-FIFO] to Read-1 Operation is shown as an example of command-to-command timing for MPC. Timing from MPC [RD-FIFO] command to Read is tRTRRD.
- 3. Seamless MPC [RD-FIFO] commands may be executed by repeating the command every tCCD time.
- 4. MPC [RD-FIFO] uses the same command-to-data timing relationship (RL, tDQSCK) as a Read-1 command.
- 5. Data may be continuously read from the FIFO without any data corruption. After 5 MPC [RD-FIFO] commands the FIFO pointer will wrap back to the 1st FIFO and continue advancing. If fewer than 5 MPC [WR-FIFO] commands were executed, then the MPC



[RD-FIFO] commands to those FIFO locations will return undefined data. See the Write Training section for more information on the FIFO pointer behavior.

- 6. For the CAS-2 command immediately following a MPC command, the CAS-2 operands must be driven "LOW."
- 7. DMI[1:0] signals will be driven if any of WR-DBI, RD-DBI, or DM is enabled in the mode registers. See Write Training section for more information on DMI behavior.

Table - Timing Constraints for Training Commands

Previous Command	Next Command	Minimum Delay	Unit	Notes
	MPC [WR FIFO]	tWRWTR	nCK	1
WR/MWR	MPC [RD FIFO]	Not Allowed	-	2
	MPC [RD DQ Calibration]	WL+RU(tDQSS(max)/tCK)+BL/2+RU(tWTR/tCK)	nCK	
	MPC [WR FIFO]	tRTRRD	nCK	4
RD/MRR	MPC [RD FIFO]	Not Allowed		2
	MPC[RD DQ Calibration]	tRTRRD	nCK	3
	WR/MWR	Not Allowed		2
MDC	MPC [WR FIFO]	tCCD	nCK	
MPC	RD/MRR	Not Allowed		2
[WR FIFO]	MPC [RD FIFO]	WL+RU(tDQSS(max)/tCK)+BL/2+RU(tWTR/tCK)	nCK	
	MPC [RD DQ Calibration]	Not Allowed		2
	WR/MWR	tRTRRD	nCK	4
MPC	MPC [WR FIFO]	tRTW	nCK	4
[RD FIFO]	RD/MRR	tRTRRD	nCK	3
[KD FIFO]	MPC [RD FIFO]	tCCD	nCK	
	MPC [RD DQ Calibration]	tRTRRD	nCK	3
	WR/MWR	tRTRRD	nCK	4
MPC	MPC [WR FIFO]	tRTRRD	nCK	4
[RD DQ Calibration]	RD/MRR	tRTRRD	nCK	3
	MPC [RD FIFO]	Not Allowed		2
	MPC [RD DQ Calibration]	tCCD	nCK	

Notes:

- 1. tWRWTR = WL + BL/2 + RU(tDQSS(max)/tCK) + max(RU(7.5ns/tCK), 8nCK)
- 2. No commands are allowed between MPC [WR FIFO] and MPC [RD FIFO] except MRW commands related to training parameters.
- 3. tRTRRD = RL + RU(tDQSCK(max)/tCK) + BL/2 + RD(tRPST) + max(RU(7.5ns/tCK),8nCK)
- 4. tRTW (DQ ODT Disabled case; MR11 OP[2:0]=000b)
 - = RL + RU(tDQSCK(max)/tCK) + BL/2 WL + tWPRE + RD(tRPST)

tRTW (DQ ODT Enabled case; MR11 OP[2:0]≠000b)

= RL + RU(tDQSCK(max)/tCK) + BL/2 + RD(tRPST) - ODTLon - RD(tODTon,min/tCK) + 1



4.32. Thermal offset

Because of their tight thermal coupling with the LPDDR4 device, hot spots on an SOC can induce thermal gradients across the LPDDR4 device. As these hot spots may not be located near the device thermal sensor, the devices' temperature compensated self-refresh circuit may not generate enough refresh cycles to guarantee memory retention. To address this shortcoming, the controller can provide a thermal offset that the memory uses to adjust its TCSR circuit to ensure reliable operation.

This offset is provided through MR4(6:5) to either or to both the channels. This temperature offset may modify refresh behavior for the channel to which the offset is provided. It will take a max of 200us to have the change reflected in MR4(2:0) for the channel to which the offset is provided. If the induced thermal gradient from the device temperature sensor location to the hot spot location of the controller is larger than 15 degrees C, then self-refresh mode will not reliably maintain memory contents.

To accurately determine the temperature gradient between the memory thermal sensor and the induced hot spot, the memory thermal sensor location must be provided to the LPDDR4 memory controller.

Support of thermal offset function is optional. Please refer to vendor datasheet to figure out if the function is supported or not.



4.33. Temperature Sensor

LPDDR4 devices feature a temperature sensor whose status can be read from MR4. This sensor can be used to determine an appropriate refresh rate, determine whether AC timing de-rating is required in the elevated temperature range, and/or monitor the operating temperature. Either the temperature sensor or the device TOPER may be used to determine whether operating temperature requirements are being met.

LPDDR4 devices shall monitor device temperature and update MR4 according to tTSI. Upon exiting self-refresh or power-down, the device temperature status bits shall be no older than tTSI.

When using the temperature sensor, the actual device case temperature may be higher than the TOPER specification that applies for the standard or elevated temperature ranges. For example, TCASE may be above 85°C when MR4[2:0] equals 'b011. LPDDR4 devices shall allow for 2°C temperature margin between the point at which the device updates the MR4 value and the point at which the controller re-configures the system accordingly. In the case of tight thermal coupling of the memory device to external hot spots, the maximum device temperature might be higher than what is indicated by MR4.

To assure proper operation using the temperature sensor, applications should consider the following factors:

- TempGradient is the maximum temperature gradient experienced by the memory device at the temperature of interest over a range of 2°C.
- ReadInterval is the time period between MR4 reads from the system.
- TempSensorInterval (tTSI) is maximum delay between internal updates of MR4.
- SysRespDelay is the maximum time between a read of MR4 and the response by the system.

In order to determine the required frequency of polling MR4, the system shall use the maximum TempGradient and the maximum response time of the system using the following equation:

TempGradient x (ReadInterval + tTSI + SysRespDelay) <= 2C

Table - Temperature Sensor

Parameter	Symbol Max/Min		Value	Unit	Notes
System Temperature Gradient	TempGradient	Max	System Dependent	°C/s	
MR4 Read Interval	ReadInterval	Max	System Dependent	ms	
Temperature Sensor Interval	tTSI	Max	32	ms	
System Response Delay	SysRespDelay	Max	System Dependent	ms	
Device Temperature Margin	TempMargin	Max	2	°C	

For example, if TempGradient is 10° C/s and the SysRespDelay is 1 ms: (10'C/s) x (ReadInterval + 32ms + 1ms) <= 2'C

In this case, ReadInterval shall be no greater than 167ms.

REV 1.0 161 **DLI Memory, Inc.** 08/2023






Figure - Temp sensor Timing



4.34. ZQ Calibration

The MPC command is used to initiate ZQ Calibration, which calibrates the output driver impedance across process, temperature, and voltage. ZQ Calibration occurs in the background of device operation, and is designed to eliminate any need for coordination between channels (i.e. it allows for channel independence).

There are two ZQ Calibration modes initiated with the MPC command: ZQCal Start, and ZQCal Latch. ZQCal Start initiates the SDRAM's calibration procedure, and ZQCal Latch captures the result and loads it into the SDRAM's drivers.


A ZQCal Start command may be issued anytime the LPDDR4-SDRAM is not in a power-down state. A ZQCal Latch Command may be issued anytime outside of power-down after tZQCAL has expired and all DQ bus operations have completed. The CA Bus must maintain a Deselect state during tZQLAT to allow CA ODT calibration settings to be updated. The following mode register fields that modify I/O parameters cannot be changed following a ZQCal Start command and before tZQCAL has expired:

- PU-Cal (Pull-up Calibration VOH Point)
- PDDS (Pull Down Drive Strength and Rx Termination)
- DQ-ODT (DQ ODT Value)
- CA-ODT (CA ODT Value)

4.34.1. ZQCal Reset

The ZQCal Reset command resets the output impedance calibration to a default accuracy of +/- 30% across process, voltage, and temperature. This command is used to ensure output impedance accuracy to +/- 30% when ZQCal Start and ZQCal Latch commands are not used.

The ZQCal Reset command is executed by writing MR10-OP[0]=1B.



Before the ZQ-Latch command can be executed, any prior commands utilizing the DQ bus must have completed.
Write commands with DQ Termination must be given enough time to turn off the DQ-ODT before issuing the ZQ-Latch command.
See the ODT section for ODT timing.



4.34.2. Multi-Channel Considerations

The LPDDR4-SDRAM includes a single ZQ pin and associated ZQ Calibration circuitry. Calibration values from this circuit will be used by both channels according to the following protocol:

- 1. ZQCal Start commands may be issued to either or both channels.
- 2. ZQCal Start commands may be issued when either or both channels are executing other commands and other commands may be issued during tZQCAL.
- 3. ZQCal Start commands may be issued to both channels simultaneously.
- 4. The ZQCal Start command will begin the calibration unless a previously requested ZQ calibration is in progress.
- 5. If a ZQCal Start command is received while a ZQ calibration is in progress on the SDRAM, the ZQCal Start command will be ignored and the in-progress calibration will not be interrupted.
- 6. ZQCal Latch commands are required for each channel.
- 7. ZQCal Latch commands may be issued to both channels simultaneously.
- 8. ZQCal Latch commands will latch results of the most recent ZQCal Start command provided tZQCAL has been met.
- 9. ZQCal Latch commands which do not meet tZQCAL will latch the results of the most recently completed ZQ calibration.
- 10. ZQ Reset MRW commands will only reset the calibration values for the channel issuing the command.

In compliance with complete channel independence, either channel may issue ZQCal Start and ZQCal Latch commands as needed without regard to the state of the other channel.

4.34.2.1. ZQ External Resistor, Tolerance, and Capacitive Loading

To use the ZQ calibration function, a 240 ohm +/- 1% tolerance external resistor must be connected between the ZQ pin and VDDQ.

If the system configuration shares the CA bus to form a x32 (or wider) channel, the ZQ pin of each die's x16 channel shall use a separate ZQCal resistor.

If the system configuration has more than one rank, and if the ZQ pins of both ranks are attached to a single resistor, then the SDRAM controller must ensure that the ZQ Cal's don't overlap.

The total capacitive loading on the ZQ pin must be limited to 25pF.

Example: If a system configuration shares a CA bus between 'n' channels to form a n * 16 wide bus, and no means are available to control the ZQCal separately for each channel (i.e. separate CS, CKE, or CK), then each x16 channel must have a separate ZQCal resistor.

Example: For a x32, two rank system, each x16 channel must have its own ZQCal resistor, but the ZQCal resistor can be shared between ranks on each x16 channel. In this configuration, the CS signal can be used to ensure that the ZQCal commands for Rank[0] and Rank[1] don't overlap.

4.34.2.2. ZQ Wiring for Byte-mode PKG including mixed configuration

Standard LPDDR4 package ballmpas allocate one ZQ ball per die. Byte-mode packages potentially support more die for higher package memory density. In order to use ballmapes developed for Standard LPDDR4, an alternate ZQ ball wiring strategy is employed when packages contain Byte-mode devices as shown in Figure in section 2.1.

Since the wiring strategy for Byte-mode and Mixed packages shares a single ZQ resistor among ranks, applications must

REV 1.0 164 **DLI Memory, Inc.** 08/2023




ensure that the ZQ cal's do not overlap. (See section 4.33.2.1)

Below are specific wiring notes for dual channel (x32) LPDDR4 packages

- 1. For packages using only standard devices
 - ZQ0 is connected to rank 0 DRAM
 - ZQ1 is connected to rank 1 DRAM (if present)
 - ZQ2 is connected to rank 2 DRAM (if present)
- 2. For packages using only byte-mode devices
 - ZQ0 is connected to all lower byte[7:0] or upper byte [15:8] DRAM(s)
 - ZQ1 is connected to opposite byte of all DRAM(s) from those connected to ZQ0
 - ZQ2 is NC
- 3. For packages using both standard and byte-mode devices
 - ZQ0 is connected to all lower byte[7:0] or upper byte [15:8] DRAM(s)
 - ZQ1 is connected to opposite byte of all DRAM(s) from those connected to ZQ0
 - Standard DRAM(s) may be connected to either ZQ0 or ZQ1
 - ZQ2 is NC

Multi-rank packages containing Byte-mode devices place additional loading on the I/O and power topologies and therefore may not be appropriate for all application environments.





4.35. Pull-down and Pull-up Driver Characteristics and Calibration Point

Table - Pull-down Driver Characteristics, with ZQ Calibration

R _{ONPD} ,nom	Resistor	Min	Nom	Max	Unit
40 Ohm	R _{ON40PD}	0.90	1.0	1.10	RZQ/6
48 Ohm	R _{ON48PD}	0.90	1.0	1.10	RZQ/5
60 Ohm	R _{ON60PD}	0.90	1.0	1.10	RZQ/4
80 Ohm	R _{ON80PD}	0.90	1.0	1.10	RZQ/3
120 Ohm	R _{ON120PD}	0.90	1.0	1.10	RZQ/2
240 Ohm	R _{ON240PD}	0.90	1.0	1.10	RZQ/1

Notes:

1. All values are after ZQ calibration. Without ZQ Calibration RONPD values are +/- 30%

Table - Pull-up Driver Characteristics, with ZQ Calibration

VOH _{PU} ,nom	VOH,nom(mV)	Min	Nom	Max	Unit
VDDQ/2.5	440	0.90	1.0	1.10	VOH,nom
VDDQ/3	367	0.90	1.0	1.10	VOH,nom

Notes:

- 1. All values are after ZQ calibration. Without ZQ Calibration VOH, nom values are \pm +/- 30%
- 2. VOH, nom (mV) values are based on a nominal VDDQ=1.1V.

Table - Valid Calibration Points

VOH _{PU} ,nom			ODT V	/alues		
	240	120	80	60	48	40
VDDQ/2.5	Valid	Valid	Valid	DNU	DNU	DNU
VDDQ/3	Valid	Valid	Valid	Valid	Valid	Valid

Notes

- 1. Once the output is calibrated for a given VOH(nom) calibration point, the ODT value may be changed without recalibration.
- 2. If the VOH(nom) calibration point is changed, then re-calibration is required.
- 3. DNU = Do Not Use



4.36. Command/Address Bus On Die Termination

ODT (On-Die Termination) is a feature of the LPDDR4 SDRAM that allows the SDRAM to turn on/off termination resistance for CK_t, CK_c, CS and CA[5:0] signals without the ODT control pin.

The ODT feature is designed to improve signal integrity of the memory channel by allowing the DRAM controller to turn on and off termination resistance for any target DRAM devices via Mode Register setting.

A simple functional representation of the DRAM ODT feature is shown in the Figure below

To other circuitry Switch

CK_t, CK_c, CS and CA[5:0]

Figure - Functional Representation of CA ODT

4.36.0.1. ODT Mode Register and ODT State Table

like RCV,

ODT termination values are set and enabled via MR11. The CA bus (CK_t, CK_C, CS, CA[5:0]) ODT resistance values are set by MR11 OP[6:4]. The default state for the CA is ODT disabled.

ODT is applied on the CA bus to the CK_t, CK_c, CS and CA[5:0] signals. The CA ODT of the device is designed to enable one rank to terminate the entire command bus in a multirank system, so only one termination load will be present even if multiple devices are sharing the command signals. For this reason, CA ODT remains on even when the device is in the power-down or self-refresh power-down states.

The die has a bond-pad (ODT_CA) for multirank operations. When the ODT_CA pad is LOW, the die will not terminate the CA bus regardless of the state of the mode register CA ODT bits (MR11 OP[6:4]). If, however, the ODT_CA bond-pad is HIGH, and the mode register CA ODT bits are enabled, the die will terminate the CA bus with the ODT values found in MR11 OP[6:4]. In a multirank system, the terminating rank should be trained first, followed by the non-terminating rank(s).

ODTE-CA	ODT_CA	ODTD-CA	ODTE-CK	ODTE-CS	ODT State	ODT State	ODT State
MR11[6:4]	bond pad	MR22[5]	MR22[3]	MR22[4]	for CA	for CK_t/CK_c	for CS
Disabled ¹	Valid ²	Valid ³	Valid ³	Valid ³	Off	Off	Off
Valid	0	Valid ³	0	0	Off	Off	Off
Valid	0	Valid ³	0	1	Off	Off	On
Valid	0	Valid ³	1	0	Off	On	Off
Valid	0	Valid ³	1	1	Off	On	On
Valid	1	Ö	Valid ³	Valid ³	On	On	On
Valid	1	1	Valid ³	Valid ³	Off	On	On

Table - Command Bus ODT State

Notes:

1. Default value

REV 1.0 167 **DLI Memory, Inc.** 08/2023



- 2. "Valid" means "H or L (but a defined logic level)"
- 3. "Valid" means "0 or 1"
- 4. The state of ODT_CA is not changed when the DRAM enters power-down mode. This maintains termination for alternate ranks in multi-rank systems.

4.36.0.2. ODT Mode Register and ODT characteristics

A functional representation of the on-die termination is shown in the figure below.

RTT = Vout / |Iout|

Figure - CA On Die Termination

Chip in Termination Mode

To other circuitry like RCV, ...

ODT

CA

Vout

Vout

Table - ODT DC Electrical Charanteristics, assuming RZQ=240 Ω +/- 1% over the entire operating temperature range after a proper ZQ calibration up to 3200Mbps

MR11 OP[6:4]	RTT	Vout	Min	Nom	Max	Unit	Notes
		VOLdc=0.1*VDD2	0.8	1.0	1.1		1,2,3
001	240Ω	VOMdc=0.33*VDD2	0.9	1.0	1.1	RZQ	1,2,3
		VOHdc=0.5*VDD2	0.9	1.0	1.2		1,2,3
		VOLdc=0.1*VDD2	0.8	1.0	1.1		1,2,3
010	120Ω	VOMdc=0.33*VDD2	0.9	1.0	1.1	RZQ/2	1,2,3
		VOHdc=0.5*VDD2	0.9	1.0	1.2	1	1,2,3
		VOLdc=0.1*VDD2	0.8	1.0	1.1		1,2,3
011	80Ω	VOMdc=0.33*VDD2	0.9	1.0	1.1	RZQ/3	1,2,3
		VOHdc=0.5*VDD2	0.9	1.0	1.2	1	1,2,3
		VOLdc=0.1*VDD2	0.8	1.0	1.1		1,2,3
100	60Ω	VOMdc=0.33*VDD2	0.9	1.0	1.1	RZQ/4	1,2,3
		VOHdc=0.5*VDD2	0.9	1.0	1.2	1	1,2,3
		VOLdc=0.1*VDD2	0.8	1.0	1.1		1,2,3
101	48Ω	VOMdc=0.33*VDD2	0.9	1.0	1.1	RZQ/5	1,2,3
		VOHdc=0.5*VDD2	0.9	1.0	1.2		1,2,3

REV 1.0 168 **DLI Memory, Inc.** 08/2023



MR11 OP[6:4]	RTT	Vout	Min	Nom	Max	Unit	Notes
		VOLdc=0.1*VDD2	0.8	1.0	1.1		1,2,3
110	40Ω	VOMdc=0.33*VDD2	0.9	1.0	1.1	RZQ/6	1,2,3
		VOHdc=0.5*VDD2	0.9	1.0	1.2		1,2,3
Mismatch CA-CA within byte		0.33*VDD2	-		TBD	%	1,2,4

Notes

- 1. The tolerance limits are specified after calibration with stable voltage and temperature. For the behavior of the tolerance limits if temperature or voltage changes after calibration, see following section on voltage and temperature sensitivity.
- 2. Pull-dn ODT resistors are recommended to be calibrated at 0.33*VDD2. Other calibration schemes may be used to achieve the linearity spec shown above, e.g. calibration at 0.5*VDD2 and 0.1*VDD2.
- 3. Measurement definition for RTT: tbd
- 4. CA to CA mismatch within clock group (CA,CS) variation for a given component including CK_t and CK_c (characterized).

$$CA-CAmismatch = \frac{RODT(max) - RODT(min)}{RODT(avg)}$$

Table - ODT DC Electrical Charanteristics, assuming RZQ=240 Ω +/- 1% over the entire operating temperature range after a proper ZQ calibration beyond 3200Mbps

MR11 OP[6:4]	RTT	Vout	Min	Nom	Max	Unit	Notes
		VOLdc=0.1*VDD2	0.8	1.0	1.1		1,2,3
001	240Ω	VOMdc=0.33*VDD2	0.9	1.0	1.1	RZQ	1,2,3
		VOHdc=0.5*VDD2	0.9	1.0	1.3		1,2,3
		VOLdc=0.1*VDD2	0.8	1.0	1.1		1,2,3
010	120Ω	VOMdc=0.33*VDD2	0.9	1.0	1.1	RZQ/2	1,2,3
		VOHdc=0.5*VDD2	0.9	1.0	1.3		1,2,3
		VOLdc=0.1*VDD2	0.8	1.0	1.1		1,2,3
011	80Ω	VOMdc=0.33*VDD2	0.9	1.0	1.1	RZQ/3	1,2,3
		VOHdc=0.5*VDD2	0.9	1.0	1.3		1,2,3
	60Ω	VOLdc=0.1*VDD2	0.8	1.0	1.1	RZQ/4	1,2,3
100		VOMdc=0.33*VDD2	0.9	1.0	1.1		1,2,3
		VOHdc=0.5*VDD2	0.9	1.0	1.3		1,2,3
		VOLdc=0.1*VDD2	0.8	1.0	1.1		1,2,3
101	48Ω	VOMdc=0.33*VDD2	0.9	1.0	1.1	RZQ/5	1,2,3
		VOHdc=0.5*VDD2	0.9	1.0	1.3		1,2,3
		VOLdc=0.1*VDD2	0.8	1.0	1.1		1,2,3
110	40Ω	VOMdc=0.33*VDD2	0.9	1.0	1.1	RZQ/6	1,2,3
		VOHdc=0.5*VDD2	0.9	1.0	1.3		1,2,3
Mismatch CA-CA within byte		0.33*VDD2	-		TBD	%	1,2,4

Notes:

- 1. The tolerance limits are specified after calibration with stable voltage and temperature. For the behavior of the tolerance limits if temperature or voltage changes after calibration, see following section on voltage and temperature sensitivity.
- 2. Pull-dn ODT resistors are recommended to be calibrated at 0.33*VDD2. Other calibration schemes may be used to achieve the linearity spec shown above, e.g. calibration at 0.5*VDD2 and 0.1*VDD2.

REV 1.0 169 **DLI Memory, Inc.** 08/2023




- 3. Measurement definition for RTT: tbd
- 4. CA to CA mismatch within clock group (CA,CS) variation for a given component including CK_t and CK_c (characterized).

$$CA - CAmismatch = \frac{RODT(max) - RODT(min)}{RODT(avg)}$$

4.36.0.3. ODT for Command/Address update time

ODT for Command/Address update time after Mode Register set are shown in the figure below

Figure - CA ODT setting update timing in 4 Clock Cycle Command



REV 1.0 170 **DLI Memory, Inc.** 08/2023



4.37. DQ On-die Termination

ODT (On-Die Termination) is a feature of the LPDDR4 SDRAM that allows the DRAM to turn on/off termination resistance for each DQ, DQS_t, DQS_c and DMI signals without the ODT control pin. The ODT feature is designed to improve signal integrity of the memory channel by allowing the DRAM controller to turn on and off termination resistance for any target DRAM devices during Write operation.

The ODT feature is off and cannot be supported in Power Down and Self-Refresh modes. A simple functional representation of the DRAM ODT feature is shown in following Figure.




Figure - Functional Representation of DQ ODT

The switch is enabled by the internal ODT control logic, which uses the Write-1 command and other mode register control information. The value of RTT is determined by the settings of Mode Register bits.

4.37.0.1. ODT Mode Register

The ODT Mode is enabled if MR11 OP[2:0] are non zero. In this case, the value of RTT is determined by the settings of those bits. The ODT Mode is disabled if MR11 OP[2:0] = 000b.

4.37.0.2. Asynchronous ODT

When ODT Mode is enabled in MR11 OP[2:0], DRAM ODT is always Hi-Z. DRAM ODT feature is automatically turned ON asynchronously based on the Write-1 or Mask Write-1 command that DRAM samples. After the write burst is complete, DRAM ODT featured is automatically turned OFF asynchronously.

Following timing parameters apply when DRAM ODT mode is enabled::

- -- ODTLon, tODTon,min, tODTon,max
- -- ODTLoff, tODToff,min, tODToff,max

ODTLon is a synchronous parameter and it is the latency from CAS-2 command to tODTon reference.

ODTLon latency is a fixed latency value for each speed bin. Each speed bin has a different ODTLon latency.

Minimum RTT turn-on time (tODTon,min) is the point in time when the device termination circuit leaves high impedance state and ODT resistance begins to turn on.



Maximum RTT turn on time (tODTon,max) is the point in time when the ODT resistance is fully on. tODTon,min and tODTon,max are measured once ODTLon latency is satisfied from CAS-2 command. ODTLoff is a synchronous parameter and it is the latency from CAS-2 command to tODToff reference. ODTLoff latency is a fixed latency value for each speed bin. Each speed bin has a different ODTLoff latency. Minimum RTT turn-off time (tODToff,min) is the point in time when the device termination circuit starts to turn off the ODT resistance.

Maximum ODT turn off time (tODToff,max) is the point in time when the on-die termination has reached high impedance.

tODToff,min and tODToff,max are measured once ODTLoff latency is satisfied from CAS-2 command.

- Lance								
ODTLon l	_atency ^{a)}	ODTLoff I	ODTLoff Latency b)		Upper Frequency			
WL Set "A"	WL Set "B"	WL Set "A"	WL Set "B"	Frequency Limit (>)	Limit (≤)			
N/A	N/A	N/A	N/A	10	266			
N/A	N/A	N/A	N/A	266	533			
N/A	6	N/A	22	533	800			
4	12	20	28	800	1066			
4	14	22	32	1066	1333			
6	18	24	36	1333	1600			
6	20	26	40	1600	1866			
8	24	28	44	1866	2133			
nCK	nCK	nCK	nCK	MHz	MHz			

Table - ODT Timings

Table - Asynchronous ODT turn on and turn off timing

Parameter	800~2133MHz	Unit
tODTon,min	1.5	ns
tODTon,max	3.5	ns
tODToff,min	1.5	ns
tODToff,max	3.5	ns

a. ODTLon is referrenced from CAS-2 command. See timing diagram examples below.

b. ODTLoff is shown in table assumes BL=16. For BL32, 8 tCK should be added.








Figure - Asynchronous ODT_{ON} Timing Example; $tWPRE = 2 \ tCK$, tDQSS = Nominal







4.37.1. ODT during Write Leveling

If ODT is enabled in MR11 OP[2:0], in Write Leveling mode, DRAM always provides the termination on DQS_t/DQS_c signals. DQ termination is always off in Write Leveling mode regardless.

Table - DRAM Termination Function in Write Leveling Mode

ODT Enabled in MR11	DQS_t/DQS_c termination	DQ termination
Disabled	OFF	OFF
Enabled	ON	OFF



4.38. On Die Termination for DQ, DQS and DMI

On-Die Termination effective resistance RTT is defined by MR bits MR11 OP[2:0]. ODT is applied to the DQ, DMI, DQS_t and DQS_c pins.

A functional representation of the on-die termination is shown in the figure below.

RTT = Vout / |Iout|

Figure - DQ On Die Termination

Chip In Termination Mode




Table - ODT DC Electrical Charanteristics, assuming RZQ= 240Ω +/- 1% over the entire operating temperature range after a proper ZQ calibration for up to 3200Mbps.

MR11 OP[2:0]	RTT	Vout	Min	Nom	Max	Unit	Notes
		VOLdc=0.1*VDDQ	0.8	1	1.1		1,2,3
001	240Ω	VOMdc=0.33*VDDQ	0.9	1	1.1	RZQ	1,2,3
		VOHdc=0.5*VDDQ	0.9	1.1	1.2		1,2,3
		VOLdc=0.1*VDDQ	0.8	1	1.1		1,2,3
010	120Ω	VOMdc=0.33*VDDQ	0.9	1	1.1	RZQ/2	1,2,3
		VOHdc=0.5*VDDQ	0.9	1.1	1.2		1,2,3
		VOLdc=0.1*VDDQ	0.8	1	1.1		1,2,3
011	80Ω	VOMdc=0.33*VDDQ	0.9	1	1.1	RZQ/3	1,2,3
		VOHdc=0.5*VDDQ	0.9	1.1	1.2		1,2,3
		VOLdc=0.1*VDDQ	0.8	1	1.1		1,2,3
100	60Ω	VOMdc=0.33*VDDQ	0.9	1	1.1	RZQ/4	1,2,3
		VOHdc=0.5*VDDQ	0.9	1.1	1.2		1,2,3
		VOLdc=0.1*VDDQ	0.8	1	1.1		1,2,3
101	48Ω	VOMdc=0.33*VDDQ	0.9	1	1.1	RZQ/5	1,2,3
		VOHdc=0.5*VDDQ	0.9	1.1	1.2		1,2,3
		VOLdc=0.1*VDDQ	0.8	1	1.1		1,2,3
110	40Ω	VOMdc=0.33*VDDQ	0.9	1	1.1	RZQ/6	1,2,3
		VOHdc=0.5*VDDQ	0.9	1.1	1.2		1,2,3



Ī	MR11 OP[2:0]	RTT	Vout	Min	Nom	Max	Unit	Notes
Ī	Mismatch DQ-DQ within	n byte	0.33*VDDQ	-		2	%	1,2,4

Notes:

- 1. The tolerance limits are specified after calibration with stable voltage and temperature. For the behavior of the tolerance limits if temperature or voltage changes after calibration, see following section on voltage and temperature sensitivity.
- 2. Pull-dn ODT resistors are recommended to be calibrated at 0.33*VDDQ. Other calibration schemes may be used to achieve the linearity spec shown above, e.g. calibration at 0.5*VDDQ and 0.1*VDDQ.
- 3. Measurement definition for RTT:tbd
- 4. DQ to DQ mismatch within byte variation for a given component including DQS_t and DQS_c (characterized).

$$DQ - DQmismatch = \frac{RODT(max) - RODT(min)}{RODT(avg)}$$

Table - ODT DC Electrical Charanteristics, assuming RZQ= 240Ω +/- 1% over the entire operating temperature range after a proper ZQ calibration for beyond 3200Mbps.

MR11 OP[2:0]	RTT	Vout	Min	Nom	Max	Unit	Notes
		VOLdc=0.1*VDDQ	0.8	1	1.1		1,2,3
001	240Ω	VOMdc=0.33*VDDQ	0.9	1	1.1	RZQ	1,2,3
		VOHdc=0.5*VDDQ	0.9	1.1	1.3		1,2,3
		VOLdc=0.1*VDDQ	0.8	1	1.1		1,2,3
010	120Ω	VOMdc=0.33*VDDQ	0.9	1	1.1	RZQ/2	1,2,3
		VOHdc=0.5*VDDQ	0.9	1.1	1.3		1,2,3
		VOLdc=0.1*VDDQ	0.8	1	1.1		1,2,3
011	80Ω	VOMdc=0.33*VDDQ	0.9	1	1.1	RZQ/3	1,2,3
		VOHdc=0.5*VDDQ	0.9	1.1	1.3		1,2,3
	60Ω	VOLdc=0.1*VDDQ	0.8	1	1.1	RZQ/4	1,2,3
100		VOMdc=0.33*VDDQ	0.9	1	1.1		1,2,3
		VOHdc=0.5*VDDQ	0.9	1.1	1.3		1,2,3
		VOLdc=0.1*VDDQ	0.8	1	1.1		1,2,3
101	48Ω	VOMdc=0.33*VDDQ	0.9	1	1.1	RZQ/5	1,2,3
		VOHdc=0.5*VDDQ	0.9	1.1	1.3		1,2,3
		VOLdc=0.1*VDDQ	0.8	1	1.1		1,2,3
110	40Ω	VOMdc=0.33*VDDQ	0.9	1	1.1	RZQ/6	1,2,3
		VOHdc=0.5*VDDQ	0.9	1.1	1.3		1,2,3
Mismatch DQ-DQ withi	n byte	0.33*VDDQ	-		2	%	1,2,4

Notes

- 1. The tolerance limits are specified after calibration with stable voltage and temperature. For the behavior of the tolerance limits if temperature or voltage changes after calibration, see following section on voltage and temperature sensitivity.
- 2. Pull-dn ODT resistors are recommended to be calibrated at 0.33*VDDQ. Other calibration schemes may be used to achieve the linearity spec shown above, e.g. calibration at 0.5*VDDQ and 0.1*VDDQ.
- 3. Measurement definition for RTT:tbd
- 4. DQ to DQ mismatch within byte variation for a given component including DQS_t and DQS_c (characterized).

$$DQ - DQmismatch = \frac{RODT(max) - RODT(min)}{RODT(avg)}$$



4.39. Output Driver and Termination Register Temperature and Voltage Sensitivity

If temperature and/or voltage change after calibration, the tolerance limits widen according to the Tables shown below.

Table - Output Driver and Termination Register Sensitivity Definition

Resistor	Definition Point	Min	Max	Unit	Notes
	_		110+($dR_{on}dT \times \Delta T $)+($dR_{on}dV \times \Delta V $)		1,2
VOH _{PU}	0.33 x VDDQ	90-(dVOHdT x $ \Delta T $)-(dVOHdV x $ \Delta V $)	110+(dVOHdT x $ \Delta T $)+(dVOHdV x $ \Delta V $)	%	1,2,5
R _{TT(I/O)}	0.33 x VDDQ	90-($dR_{on}dT \times \Delta T $)-($dR_{on}dV \times \Delta V $)	110+($dR_{on}dT \times \Delta T $)+($dR_{on}dV \times \Delta V $)	%	1,2,3
R _{TT(In)}	0.33 x VDD2	90-($dR_{on}dT \times \Delta T $)-($dR_{on}dV \times \Delta V $)	110+($dR_{on}dT \times \Delta T $)+($dR_{on}dV \times \Delta V $)	%	1,2,4

Note.

- 1. $\Delta T = T T(@ Calibration)$, $\Delta V = V V(@ Calibration)$
- 2. dR_{ON}dT, dR_{ON}dV, dVOHdT, dVOHdV, dR_{TT}dV, and dR_{TT}dT are not subject to production test but are verified by design and characterization.
- 3. This parameter applies to Input/Output pin such as DQS, DQ and DMI.
- 4. This parameter applies to Input pin such as CK, CA and CS.
- 5. Refer to 4.35 Pull Up/Pull Down Driver Characteristics for VOH_{PU}.

Table - Output Driver and Termination Register Temperature and Voltage Sensitivity

Symbol	Parameter	Min	Max	Unit
dR _{ON} dT	R _{ON} Temperature Sensitivity	0.00	0.75	%/°C
dR _{ON} dV	R _{ON} Voltage Sensitivity	0.00	0.20	%/mV
dVOHdT	VOH Temperature Sensitivity	0.00	0.75	%/°C
dVOHdV	VOH Voltage Sensitivity	0.00	0.35	%/mV
dR _{TT} dT	R _{TT} Temperature Sensitivity	0.00	0.75	%/°C
dR _{TT} dV	R _{TT} Voltage Sensitivity	0.00	0.20	%/mV



4.40. Power Down Mode

4.40.1. Power Down Entry and Exit

Power-down is asynchronously entered when CKE is driven LOW. CKE must not go LOW while the following operations are in progress:

- Mode Register Read
- Mode Register Write
- Read
- Write
- VREF(CA) Range and Value setting via MRW
- VREF(DQ) Range and Value setting via MRW
- Command Bus Training mode Entering/Exiting via MRW
- VRCG High Current mode Entering/Exiting via MRW

And the LPDDR4 DRAM cannot be placed in power-down state during "Start DQS Interval Oscillator" operation.

CKE can go LOW while any other operations such as row activation, Precharge, Auto Precharge, or Refresh are in progress. The power-down IDD specification will not be applied until such operations are complete. Power-down entry and exit are shown in Figure below.

Entering power-down deactivates the input and output buffers, excluding CKE and Reset_n. To ensure that there is enough time to account for internal delay on the CKE signal path, CS input is required stable Low level and CA input level is don't care after CKE is driven LOW, this timing period is defined as tCKELCS. Clock input is required after CKE is driven LOW, this timing period is defined as tCKELCK. CKE LOW will result in deactivation of all input receivers except Reset_n after tCKELCK has expired. In power-down mode, CKE must be held LOW; all other input signals except Reset_n are "Don't Care". CKE LOW must be maintained until tCKE,min is satisfied.

VDDQ may be turned off during power-down after tCKELCK(Max(5ns,5nCK)) is satisfied(Refresh to Figure below about tCKELCK). Prior to exiting power-down, VDDQ must be within its minimum/maximum operating range.

No refresh operations are performed in power-down mode except Self-Refresh power-down. The maximum duration in non-Self-Refresh power-down mode is only limited by the refresh requirements outlined in the Refresh command section.

The power-down state is asynchronously exited when CKE is driven HIGH. CKE HIGH must be maintained until tCKE,min is satisfied. A valid, executable command can be applied with power-down exit latency tXP after CKE goes HIGH. Power-down exit latency is defined in the AC timing parameter table. Clock frequency change or Clock Stop is inhibited during tCMDCKE, tCKELCK, tCKCKEH, tXP, tMRWCKEL and tZQCKE periods. If power-down occurs when all banks are idle, this mode is referred to as idle power-down.

If power-down occurs when there is a row active in any bank, this mode is referred to as active power-down. And If power-down occurs when Self Refresh is in progress, this mode is referred to as Self Refresh power-down in which the internal refresh is continuing in the same way as Self Refresh mode.

When CA, CK and/or CS ODT is enabled via MR11 OP[6:4] and also via MR22 or CA-ODT pad setting, the rank providing ODT will continue to terminate the command bus in all DRAM states including power-down when VDDQ is stable and within its minimum/maximum operating range.

REV 1.0 178 **DLI Memory, Inc.** 08/2023






Figure - Basic Power-down Entry and Exit Timing

1. Input clock frequency can be changed or the input clock can be stopped or floated during power-down, provided that upon exiting power-down, the clock is stable and within specified limits for a minimum of RU(tCKCKEH/tCK) of stable clock prior to power-down exit and the clock frequency is between the minimum and maximum specified frequency for the speed grade in use.




Figure - Read and Read with Auto-precharge to Power-Down Entry

- 1. CKE must be held HIGH until the end of the burst operation.
- 2. Minimum Delay time from Read Command or Read with Auto Precharge Command to falling edge of CKE signal is as follows.
 - Read Post-amble = 0.5nCK : MR1 OP[7]=[0] : (RL x tCK) + tDQSCK(Max) + ((BL/2) x tCK) + 1tCK
 - Read Post-amble = 1.5nCK: MR1 OP[7]=[1]: (RL x tCK) + tDQSCK(Max) + ((BL/2) x tCK) + 2tCK






Figure - Write and Mask Write to Power-Down Entry

NOTES:

- 1. CKE must be held HIGH until the end of the burst operation.
- 2. Minimum Delay time from Write Command or Mask Write Command to falling edge of CKE signal is as follows. (WL x tCK) + tD-QSS(Max) + tDQS2DQ(Max) + $(BL/2) \times tCK$) + tWR
- 3. This timing is applied regardless of DQ ODT Disable/Enable setting: MR11[OP2:0].
- 4. This timing diagram only applies to the Write and Mask Write Commands without Auto Precharge.






Figure - Write and Masked Write with Auto Precharge to Power-Down Entry

- $\ensuremath{\mathsf{NOTES}}$: 1. CKE must be held HIGH until the end of the burst operation.
 - 2. Delay time from Write with Auto Precharge Command or Mask Write with Auto Precharge Command to falling edge of CKE signal is more than (WL x tCK) + tDQSS(Max) + tDQS2DQ(Max) + ((BL/2) x tCK) + (nWR x tCK) + (2 x tCK)
 - 3. Internal Precharge Command
 - 4. This timing is applied regardless of DQ ODT Disable/Enable setting: MR11[OP2:0].




Figure - Refresh entry to Power-Down Entry

Notes: 1. CKE must be held HIGH until tCMDCKE is satisfied.



Figure - Activate Command to Power-Down Entry

Notes: 1. CKE must be held HIGH until tCMDCKE is satisfied.




Figure - Precharge Command to Power-Down Entry

Notes: 1. CKE must be held HIGH until tCMDCKE is satisfied.







Figure - Mode Register Read to Power-Down Entry

NOTES: 1. CKE must be held HIGH until the end of the burst operation.

Minimum Delay time from Mode Register Read Command to falling edge of CKE signal is as follows:
 Read Post-amble = 0.5nCK : MR1 OP[7]=[0] : (RL x tCK) + tDQSCK(Max) + ((BL/2) x tCK) + 1tCK
 Read Post-amble = 1.5nCK : MR1 OP[7]=[1] : (RL x tCK) + tDQSCK(Max) + ((BL/2) x tCK) + 2tCK




Figure - MRW to Power-Down Entry



2. This timing is the general definition for Power Down Entry after Mode Register Write Command. When a Mode Register Write Command changes a parameter or starts an operation that requires special timing longer than tMRWCKEL, that timing must be satisfied before CKE is driven low.

Changing the Vref(DQ) value is one example, in this case the appropriate Vref_time-Short/Middle/Long must be satisfied.

Figure - MPC ZQCAL_start to Power-Down Entry





4.41. Input clock stop and frequency change

LPDDR4 SDRAMs support input clock frequency change during CKE LOW under the following conditions:

- tCK(abs)min is met for each clock cycle;
- Refresh requirements apply during clock frequency change;
- During clock frequency change, only REFab or REFpb commands may be executing;
- Any Activate or Precharge commands have executed to completion prior to changing the frequency;
- The related timing conditions (tRCD, tRP) have been met prior to changing the frequency;
- The initial clock frequency shall be maintained for a minimum of tCKELCK after CKE goes LOW;
- The clock satisfies tCH(abs) and tCL(abs) for a minimum of tCKCKEH prior to CKE going HIGH

After the input clock frequency is changed and CKE is held HIGH, additional MRW commands may be required to set the WR, RL etc. These settings may need to be adjusted to meet minimum timing requirements at the target clock frequency.

LPDDR4 devices support clock stop during CKE LOW under the following conditions:

- CK_t and CK_c are don't care during clock stop;
- Refresh requirements apply during clock stop;
- During clock stop, only REFab or REFpb commands may be executing;
- Any Activate or Precharge commands have executed to completion prior to stopping the clock;
- The related timing conditions (tRCD, tRP) have been met prior to stopping the clock;
- The initial clock frequency shall be maintained for a minimum of tCKELCK after CKE goes LOW;
- The clock satisfies tCH(abs) and tCL(abs) for a minimum of tCKCKEH prior to CKE going HIGH

LPDDR4 devices support input clock frequency change during CKE HIGH under the following conditions:

- tCK(abs)min is met for each clock cycle;
- Refresh requirements apply during clock frequency change;
- Any Activate, Read, Write, Precharge, Mode Register Write, or Mode Register Read commands must have executed to completion, including any associated data bursts prior to changing the frequency;
- The related timing conditions (tRCD, tWR, tWRA, tRP, tMRW, tMRR, etc.) have been met prior to changing the frequency;
- Non Target ODT function is completed which means that ODTLoff or ODTLoff_rd must be satisfied before clock frequency change.
- CS shall be held LOW during clock frequency change;
- During clock frequency change, only REFab or REFpb commands may be executing;
- The LPDDR4 SDRAM is ready for normal operation after the clock satisfies tCH(abs) and tCL(abs) for a minimum of 2*tCK+tXP.

After the input clock frequency is changed, additional MRW commands may be required to set the WR, RL etc. These settings may need to be adjusted to meet minimum timing requirements at the target clock frequency.

LPDDR4 devices support clock stop during CKE HIGH under the following conditions:

- CK_t is held LOW and CK_c is held HIGH during clock stop;
- CS shall be held LOW during clock clock stop;
- Refresh requirements apply during clock stop;



- During clock stop, only REFab or REFpb commands may be executing;
- Any Activate, Read, Write, MPC(WRFIFO,RDFIFO,RDDQCAL), Precharge, Mode Register Write or Mode Register Read commands must have executed to completion, including any associated data bursts and extra 4 clock cycles must be provided prior to stopping the clock;
- The related timing conditions (tRCD, tWR, tRP, tMRW, tMRR, tZQLAT, etc.) have been met prior to stopping the clock;
- Read with auto pre-charge and write with auto pre-charge commands need extra 4 clock cycles in addition to the related timing constraints, nWR and nRTP, to complete the operations.
- Non Target ODT function is completed which means that ODTLoff or ODTLoff_rd must be satisfied before clock stop.
- REFab, REFpb, SRE, SRX and MPC(Zqcal Start)commands are required to have 4 additional clocks prior to stopping the clock same as CKE=L case.
- The LPDDR4 SDRAM is ready for normal operation after the clock is restarted and satisfies tCH(abs) and tCL(abs) for a minimum of 2*tCK+tXP.



4.42. Truth Tables

Operation or timing that is not specified is illegal, and after such an event, in order to guarantee proper operation, the LPDDR4 device must be powered down and then restarted through the specified initialization sequence before normal operation can continue.

4.42.1. Command Truth Table

0	SDR Command Pins			SDR CA	Pins (6)			CK_t	NI-4
Command	cs	CAO	CA1	CA2	CA3	CA4	CA5	edge	Notes
Deselect (DES)	L		<u>'</u>		X	•		R1	1,2
Multi Purpose Command	Н	L	L	L	L	L	OP6	R1	1,9,13
(MPC)	L	OP0	OP1	OP2	OP3	OP4	OP5	R2	1,5,15
Precharge	Н	L	L	L	L	Н	AB	R1	1,2,3,4
(Per Bank, All Bank)	L	BA0	BA1	BA2	V	V	V	R2	1,2,3,1
Refresh	Н	L	L	L	Н	L	AB	R1	1,2,3,4
(Per Bank, All Bank)	L	BA0	BA1	BA2	V	V	V	R2	1/2/3/ !
Self Refresh Entry	Н	L	L	L	Н	Н	V	R1	1,2
Jen Kenesh Endy	L			'	V			R2	-
Write-1	Н	L	L	Н	L	L	BL	R1	1,2,3,6,7, 9,13
White I	L	BA0	BA1	BA2	V	C9	AP	R2	
Self Refresh Exit	Н	L	L	Н	L	Н	V	R1	1,2
Jen Kenesh Exic	L			'	V			R2	1/2
Mask Write-1	Н	L	L	Н	Н	L	L	R1	1,2,3,5,6,
TIGOR WITE I	L	BA0	BA1	BA2	V	C9	AP	R2	9,13
RFU	Н	L	L	Н	Н	Н	V	R1	1,2
14.0	L				V			R2	
Read-1	Н	L	Н	L	L	L	BL	R1	1,2,3,6,7, 9,13
	L	BA0	BA1	BA2	V	C9	AP	R2	9,13
CAS-2 (Write-2 or Mask Write-2 or Read-2 or	Н	L	Н	L	L	Н	C8	R1	1,8,9
MRR-2)	L	C2	C3	C4	C5	C6	C7	R2	1,0,5
RFU	Н	L	Н	L	Н	L	V	R1	1,2
NI U	L			'	V			R2	1,2
RFU	Н	L	Н	L	Н	Н	V	R1	1,2
Ki U	L			,	V			R2	1,2
MRW-1	Н	L	Н	Н	L	L	OP7	R1	1,11
LIIXAA I	L	MA0	MA1	MA2	MA3	MA4	MA5	R2	1,11
MRW-2	Н	L	Н	Н	L	Н	OP6	R1	1,11
PHOV Z	L	OP0	OP1	OP2	OP3	OP4	OP5	R2	1,11
MRR-1	Н	L	Н	Н	Н	L	V	R1	1,2,12,13
PIKK 1	L	MA0	MA1	MA2	MA3	MA4	MA5	R2	1,2,12,13
RFU	Н	L	Н	Н	Н	Н	V	R1	1,2
100	L				V			R2	1,4
Activate-1	Н	Н	L	R12	R13	R14	R15	R1	1 2 3 10
Activate 1	L	BA0	BA1	BA2	V	R10	R11	R2	1,2,3,10
Activate-2	Н	R17	R18	R6	R7	R8	R9	R1	1,10,15
Activate-2	L	R0	R1	R2	R3	R4	R5	R2	1,10,15

Notes

1. All LPDDR4 commands except for Deselect are 2 clock cycle long and defined by states of CS and CA[5:0] at the first rising edge of



clock. Deselect command is 1 clock cycle long.

- 2. "V" means "H" or "L" (a defined logic level). "X" means don't care in which case CA[5:0] can be floated.
- 3. Bank addresses BA[2:0] determine which bank is to be operated upon.
- 4. AB "HIGH" during Precharge or Refresh command indicates that command must be applied to all banks and bank address is a don't care.
- 5. Mask Write-1 command supports only BL 16. For Mark Write-1 command, CA5 must be driven LOW on first rising clock cycle (R1).
- 6. AP "HIGH" during Write-1, Mask Write-1 or Read-1 commands indicates that an auto-precharge will occur to the bank associated with the Write, Mask Write or Read command.
- 7. If Burst Length on-the-fly is enabled, BL "HIGH" during Write-1 or Read-1 command indicates that Burst Length should be set on-the-Fly to BL=32. BL "LOW" during Write-1 or Read-1 command indicates that Burst Length should be set on-the-fly to BL=16. If Burst Length on-the-fly is disabled, then BL must be driven to defined logic level "H" or "L".
- 8. For CAS-2 commands (Write-2 or Mask Write-2 or Read-2 or MRR-2 or MPC (Only Write FIFO, Read FIFO & Read DQ Calibration), C[1:0] are not transmitted on the CA[5:0] bus and are assumed to be zero. Note that for CAS-2 Write-2 or CAS-2 Mask Write-2 command, C[3:2] must be driven LOW.
- 9. Write-1 or Mask Write-1 or Read-1 or Mode Register Read-1 or MPC (Only Write FIFO, Read FIFO & Read DQ Calibration) command must be immediately followed by CAS-2 command consecutively without any other command in between. Write-1 or Read-1 or Mode Register Read-1 or MPC (Only Write FIFO, Read FIFO & Read DQ Calibration) command must be issued first before issuing CAS-2 command. MPC (Only Start & Stop DQS Oscillator, Start & Latch ZQ Calibration) commands do not require CAS-2 command; they require two additional DES or NOP commands consecutively before issuing any other commands.
- 10. Activate-1 command must be immediately followed by Activate-2 command consecutively without any other command in between. Activate-1 command must be issued first before issuing Activate-2 command. Once Activate-1 command is issued, Activate-2 command must be issued before issuing another Activate-1 command.
- 11. MRW-1 command must be immediately followed by MRW-2 command consecutively without any other command in between. MRW-1 command must be issued first before issuing MRW-2 command.
- 12. MRR-1 command must be immediately followed by CAS-2 command consecutively without any other command in between. MRR-1 command must be issued first before issuing CAS-2 command.
- 13. The Non-Target DRAM function is supported for Write-1, Mask Write-1, Read-1, Mode Register Read- 1, MPC (only Write FIFO, Read FIFO and Read DQ calibration) command. And CAS-2 is not needed for Non-Target DRAM and CAS-2 Non-target ODT is used instead. The Non-Target DRAM function as optional feature. Refer to vendor specific datasheets.
- 14. Write-1, Mask Write-1, Read-1, Mode Register Read-1, MPC (only Write FIFO, Read FIFO and Read DQ calibration) command must be immediately followed by CAS-2 Non-target ODT command consecutively without any other command in between. Write-1, Mask Write-1, Read-1, Mode Register Read-1, MPC (only Write FIFO, Read FIFO and Read DQ calibration) command must be issued first before issuing CAS-2 Non-target ODT command.
- 15. In case of the densities which not to use R17 and R18 as row address, R17 and R18 must both be driven High for every ACT-2 command to maintain backward compatibility.



4.43. Target Row Refresh - TRR

A LPDDR4 SDRAM's row has a limited number of times a given row can be accessed within a refresh period (tREFW * 2) prior to requiring adjacent rows to be refreshed. The Maximum Activate Count (MAC) is the maximum number of activates that a single row can sustain within a refresh period before the adjacent rows need to be refreshed. The row receiving the excessive actives is the Target Row (TRn), the adjacent rows to be refreshed are the victim rows. When the MAC limit is reached on TRn, either the LPDRR4 SDRAM receive all (R * 2) Refresh Commands before another row activate is issued, or the LPDRR4 SDRAM should be placed into Targeted Row Refresh (TRR) mode. The TRR Mode will re-fresh the rows adjacent to the TRn that encountered tMAC limit.

If LPDDR4 SDRAM supports Unlimited MAC value: MR24 [OP2:0=000] and MR24 [OP3=1], Target Row Refresh operation is not required. Even though LPDDR4 SDRAM allows to set MR24 [OP7=1]: TRR mode enable, in this case LPDDR4 SDRAM's behavior is vendor specific. For example, a certain LPDDR4 SDRAM may ignore MRW command for entering/exiting TRR mode or a certain SDRAM may support commands related TRR mode. See vendor device datasheets for details about TRR mode definition at supporting Unlimited MAC value case.

There could be a maximum of two target rows to a victim row in a bank. The cumulative value of the activates from the two target rows on a victim row in a bank should not exceed MAC value as well.

Fields required to support the TRR settings are shown in the MR24 table. Setting MR24 [OP7=1] enables TRR Mode and setting MR24 [OP7=0] disables TRR Mode. MR24 [OP6:OP4] defines which bank (BAn) the target row is located in.

The TRR mode must be disabled during initialization as well as any other LPDRR4 SDRAM calibration modes. The TRR mode is entered from a DRAM Idle State, once TRR mode has been entered, no other Mode Register commands are allowed until TRR mode is completed, except setting MR24 [OP7=0] to interrupt and reissue the TRR mode is allowed. When enabled; TRR Mode is self-clearing; the mode will be disabled automatically after the completion of defined TRR flow; after the 3rd BAn precharge has completed plus tMRD. Optionally the TRR mode can also be exited via another MRS command at the completion of TRR by setting MR24 [OP7=0]; if the TRR is exited via another MRS command, the value written to MR24 [OP6:OP4] are don't cares.

TRR Mode Operation


- 1. The timing diagram in Figure "TRR Mode Timing Example" depicts TRR mode. The following steps must be performed when TRR mode is enabled. This mode requires all three ACT (ACT1, ACT2 and ACT3) and three cor-responding PRE commands (PRE1, PRE2 and PRE3) to complete TRR mode. A Precharge All (PREA) commands issued while LPDRR4 SDRAM is in TRR mode will also perform precharge to BAn and counts towards a PREn command.
- 2. Prior to issuing the MRW command to enter TRR mode, the SDRAM should be in the idle state. A MRW command must be issued with MR24 [OP7=1] and MR24 [OP6:OP4] defining the bank in which the targeted row is located. All other MR24 bits should remain unchanged.
- 3. No activity is to occur in the DRAM until tMRD has been satisfied. Once tMRD has been satisfied, the only commands to BAn allowed are ACT and PRE until the TRR mode has been completed.
- 4. The first ACT to the BAn with the TRn address can now be applied, no other command is al-lowed at this point. All other banks must remain inactive from when the first BAn ACT command is issued until [(1.5 * tRAS) + tRP] is satisfied.

REV 1.0 189 **DLI Memory, Inc.** 08/2023



- 5. After the first ACT to the BAn with the TRn address is issued, a PRE to BAn is to be issued (1.5 * tRAS) later; and then followed tRP later by the second ACT to the BAn with the TRn address. Once the 2nd activate to the BAn is issued, nonBAn banks are allowed to have activity.
- 6. After the second ACT to the BAn with the TRn address is issued, a PRE to BAn is to be issued tRAS later and then followed tRP later by the third ACT to the BAn with the TRn address.
- 7. After the third ACT to the BAn with the TRn address is issued, a PRE to BAn would be issued tRAS later; and once the third PRE has been issued, nonBAn bank groups are not allowed to have activity until TRR mode is exited. The TRR mode is completed once tRP plus tMRD is satisfied.
- 8. TRR mode must be completed as specified to guarantee that adjacent rows are refreshed. Any-time the TRR mode is interrupted and not completed, the interrupted TRR Mode must be cleared and then subsequently performed again. To clear an interrupted TRR mode, an MR24 change is required with setting MR24 [OP7=0], MR24 [OP6:OP3] are don't care, followed by three PRE to BAn, tRP time in between each PRE command. The complete TRR sequence (Steps 2-7) must be then re-issued and completed to guarantee that the adjacent rows are refreshed.
- 9. Refresh command to the LPDRR4 SDRAM or entering Self-Refresh mode is not allowed while the DRAM is in TRR mode.

Figure - TRR Mode Timing Example



- 4. TRR mode or any other activity can be re-engaged after tRP + tMRD from 3rd BAn precharge PRE3. PRE ALL also counts if issued instead of PREn. TRR mode is cleared by DRAM after PRE3 to the BAn bank.
- 5. Activate commands to BAn during TRR mode do not provide refreshing support, i.e. the Refresh counter is unaffected.
- 6. The DRAM must restore the degraded row(s) caused by excessive activation of the targeted row (TRn) neccessary to meet refresh requirements.
- 7. A new TRR mode must wait tMRD+tRP time after the third precharge.
- 8. BAn may not be used with any other command.
- 9. ACT and PRE are the only allowed commands to BAn during TRR Mode.
- 10. Refresh commands are not allowed during TRR mode
- 11. All DRAM timings are to be met by DRAM during TRR mode such as tFAW. Issuing of ACT1, ACT2 and ACT3 counts towards tFAW budget.



4.44. Post Package Repair - PPR

LPDDR4 supports Fail Row address repair as an optional feature and it is readable through MR25 OP[7:0]. PPR provides simple and easy repair method in the system and Fail Row address can be repaired by the electrical programming of Electrical-fuse scheme.

With PPR, LPDDR4 can correct 1Row per Bank.

Electrical-fuse cannot be switched back to un-fused states once it is programmed. The controller should prevent unintended the PPR mode entry and repair.

4.44.1. Fail Row Address Repair


The following is procedure of PPR.

- 1. Before entering 'PPR' mode, All banks must be Precharged
- 2. Enable PPR using MR4 bit "OP4=1" and wait tMRD
- 3. Issue ACT command with Fail Row address
- 4. Wait tPGM to allow DRAM repair target Row Address internally and issue PRE
- 5. Wait tPGM Exit after PRE which allow DRAM to recognize repaired Row address
- 6. Exit PPR with setting MR4 bit "OP4=0"
- 7. LPDDR4 will accept any valid command after tPGMPST
- 8. In More than one fail address repair case, Repeat Step 2 to 7

Once PPR mode is exited, to confirm if target row is repaired correctly, host can verify by writing data into the target row and reading it back after PPR exit with MR4 [OP4=0] and tPGMPST.

The following Timing diagram show PPR related MR bits and its operation.

Figure - PPR Timing



REV 1.0 191 **DLI Memory, Inc.** 08/2023



5. Absolute Maximum DC Ratings

Stresses greater than those listed may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Parameter	Symbol	Min	Max	Unit	Notes
VDD1 supply voltage relative to VSS	VDD1	-0.4	2.1	V	1
VDD2 supply voltage relative to VSS	VDD2	-0.4	1.5	V	1
VDDQ supply voltage relative to VSSQ	VDDQ	-0.4	1.5	V	1
Voltage on Any Pin except VDD1 relative to VSS	VIN, VOUT	-0.4	1.5	V	
Storage Temperature	TSTG	-55	125	°C	2

Notes:

- 1. See the section "Power-up, Initialization, and Power-off" for information about relationships between power supplies.
- 2. Storage Temperature is the case surface temperature on the center/top side of the device. For the measurement conditions, please refer to JESD51-2 standard.

REV 1.0 192 *DLI Memory, Inc.* 08/2023



6. AC and DC Operating Conditions

6.1. Recommended DC Operating Conditions

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Core Power 1	VDD1	1.70	1.80	1.95	V	1,2
Core Power 2 & CA Power	VDD2	1.06	1.10	1.17	V	1,2,3
I/O Buffer Power	VDDQ	0.57	0.60	0.65	V	2,3

- 1. VDD1 uses significantly less current than VDD2.
- 2. The voltage range is for DC voltage only. DC is defined as the voltage supplied at the DRAM and is inclusive of all noise up to 20MHz at the DRAM package ball.
- 3. VdIVW and TdIVW limits described elsewhere in this document apply for voltage noise on supply voltages of up to 45mV (peak-to-peak) from DC to 20MHz.



6.2. Input Leakage Current

Parameter	Symbol	Min	Max	Unit	Notes
Input Leakage current	I_{L}	-4	4	uA	1,2

Notes:

1. For CK_t, CK_c, CKE, CS, CA, ODT_CA and RESET_n. Any input $0V \le VIN \le VDD2$ (All other pins not under test = 0V). 2. CA ODT is disabled for CK_t, CK_c, CS, and CA.



6.3. Input/Output Leakage Current

Parameter	Symbol	Min	Max	Unit	Notes
Input/Output Leakage current	I_{OZ}	-5	5	uA	1,2

- 1. For DQ, DQS_t, DQS_c and DMI. Any I/O $0V \le VOUT \le VDDQ$. 2. I/Os status are disabled: High Impedance and ODT Off.



6.4. Operating Temperature

Parameter		Symbol	Min	Max	Unit	Note
Operating Temperature	Standard	Topen	-25	85	00	1
	Extended	OPER	85	125	'	1

- 1. Operating Temperature is the case surface temperature on the center-top side of the LPDDR4 device. For the measurement conditions, please refer to JESD51-2 standard.
- 2. Some applications require operation of LPDDR4 in the maximum temperature conditons in the Elevated Temperature Range between 85°C and 125°C case temperature. For LPDDR4 devices, derating may be neccessary to operate in this range. See MR4 on the section "Mode Register".
- 3. Either the device case temperature rating or the temperature sensor (See the section of "Temperature Sensor") may be used to set an appropriate refresh rate, determine the need for AC timing de-rating and/or monitor the operating temperature. When using the temperature sensor, the actual device case temperature may be higher than the TOPER rating that applies for the Standard or Elevated Temperature Ranges. For example, TCASE may be above 85°C when the temperature sensor indicates a temperature of less than 85°C.



7. AC and DC Input Measurement Levels

7.1. 1.1V High speed LVCMOS (HS_LLVCMOS)

7.1.1. Standard specifications


All voltages are referenced to ground except where noted.

Table - LPDDR4 Input level for CKE

Parameter	Symbol	Min	Max	Unit	Notes
Input high level (AC)	VIH(AC)	0.75*VDD2	VDD2+0.2	V	1
Input low level (AC)	VIL(AC)	-0.2	0.25*VDD2	V	1
Input high level (DC)	VIH(DC)	0.65*VDD2	VDD2+0.2	V	
Input low level (DC)	VIL(DC)	-0.2	0.35*VDD2	V	

Notes:

Figure - Input AC timing definition for CKE



Note:

- 1. AC level is guaranteed transition point
- 2. DC level is hysteresis

Don't Care

7.1.2. LPDDR4 Input Level for Reset_n and ODT_CA


This definition applies to Reset_n and ODT_CA.

Table - LPDDR4 Input level for Reset_n and ODT_CA

Parameter	Symbol	Min	Max	Unit	Notes
Input high level	VIH	0.8*VDD2	VDD2+0.2	V	1
Input low level	VIL	-0.2	0.20*VDD2	V	1

Notes:

Figure - Input AC timing definition



197 **REV 1.0** DLI Memory, Inc.

^{1.} Refer to LPDDR4 AC Over/Undershoot section.

^{1.} Refer to LPDDR4 AC Over/Undershoot section.




7.1.3. AC Over/Undershoot

7.1.3.1. LPDDR4 AC Over/Undershoot

Table - LPDDR4 AC Over/Undershoot

Parameter	Specification	Units
Maximum peak amplitude allowed for overshoot area	0.35	V
Maximum peak amplitude allowed for undershoot area	0.35	V
Maximum overshoot area above VDD/VDDQ	0.8	V-ns
Maximum undershoot area below VSS/VSSQ	0.8	V-ns

Figure - AC Overshoot and Undershoot Definition for Address and Control Pins



Time (ns)

REV 1.0 198 **DLI Memory, Inc.** 08/2023



7.2. Differential Input Voltage

7.2.1. Differential Input Voltage for CK

The minimum input voltage need to satisfy both Vindiff_CK and Vindiff_CK /2 specification at input receiver and their measurement period is 1tCK. Vindiff_CK is the peak to peak voltage centered on 0 volts differential and Vindiff_CK /2 is max and min peak voltage from 0V.

Peak Voltage : CK t - CK C Vilage Vindiff CK /2 Vindiff CK

Figure - CK Differential Input Voltage

Table - CK differential input voltage

				Data	Rate				
Parameter	Symbol	ol 1600/1867 ^a 21	2133/2400/3200		3733/4266		Unit	Notes	
		Min	Max	Min	Max	Min	Max		
CK differential input voltage	Vindiff_CK	420	-	380	-	360	-	mV	1

Notes

1. The peak voltage of Differential CK signals is calculated in a following equation.

Vindiff_CK = (Max Peak Voltage) - (Min Peak Voltage)

Max Peak Voltage = Max(f(t))

Min Peak Voltage = Min(f(t))

 $f(t) = VCK_t - VCK_c$

a. The following requirements apply for DQ operating frequencies at or below 1333Gbps for all speed bins for the first column 1600/1867.

REV 1.0 199 **DLI Memory, Inc.** 08/2023



7.2.2. Differential Input Voltage for DQS

The minimum input voltage need to satisfy both Vindiff_DQS and Vindiff_DQS /2 specification at input receiver and their measurement period is 1UI(tCK/2). Vindiff_DQS is the peak to peak voltage centered on 0 volts differential and Vindiff_DQS /2 is max and min peak voltage from 0V.




Figure - DQS Differential Input Voltage

Table - CK differential input voltage

				•	U				
				Data	Rate				
Parameter	Symbol	1600/1867 ^a		2133/2400/3200		3733/4266		Unit	Notes
		Min	Max	Min	Max	Min	Max		
DQS differential input	Vindiff_DQS	360	-	360	-	340	-	mV	1

Notes:

1. The peak voltage of Differential CK signals is calculated in a following equation. Vindiff_DQS = (Max Peak Voltage) - (Min Peak Voltage)

Max Peak Voltage = Max(f(t))

Min Peak Voltage = Min(f(t))

 $f(t) = VDQS_t - VDQS_c$


a. The following requirements apply for DQ operating frequencies at or below 1333Gbps for all speed bins for the first column 1600/1867

REV 1.0 200 **DLI Memory, Inc.** 08/2023



7.2.3. Differential Input Cross Point Voltage

Figure - DQS input crosspoint voltage (Vix)



NOTES: 1. The base level of Vix_DQS_FR/RF is VrefDQ that is LPDDR4 SDRAM internal setting value by Vref Training.

Table - DQS input voltage crosspoint (Vix) ratio

Parameter	Symbol	min/max	LPDDR4 2133	LPDDR4 3200	LPDDR4 3733/ 4200	Units	Notes
DQS Differential input crosspoint voltage ratio	Vix_DQS_ratio	max	20	20	20	%	1,2

Notes:

- 1. Vix_DQS_Ratio is defined by this equation: $Vix_DQS_Ratio = Vix_DQS_FR/|Min(f(t))|$
- 2. Vix_DQS_Ratio is defined by this equation: Vix_DQS_Ratio = Vix_DQS_RF/Max(f(t))
- a. The following requirements apply for DQ operating frequencies at or below 1333Gbps for all speed bins for the first column 1600/1867.

REV 1.0 201 **DLI Memory, Inc.** 08/2023



Oberloon to the popular and th

Figure - CK input crosspoint voltage (Vix)

NOTES : 1. The base level of Vix_CK_FR/RF is V_{REF}CA that is LPDDR4 SDRAM internal setting value by V_{REF} Training.

Table - CK input voltage crosspoint (Vix) ratio

Parameter	Symbol	min/max	LPDDR4 2133	LPDDR4 3200	LPDDR4 4200	Units	Notes
CK Differential input crosspoint voltage ratio	Vix_CK_ratio	max	25	25	25	%	1,2

Note:

- 1. Vix_CK_Ratio is defined by this equation: $Vix_CK_Ratio = Vix_CK_FR/|Min(f(t))|$
- 2. Vix_CK_Ratio is defined by this equation: Vix_CK_Ratio = Vix_CK_RF/Max(f(t))
- a. The following requirements apply for DQ operating frequencies at or below 1333Gbps for all speed bins for the first column 1600/1867.

REV 1.0 202 **DLI Memory, Inc.** 08/2023



7.3. Input Level for ODT(ca) input

Table - LPDDR4 Input level for ODT(ca)

Symbol		Min	Max	Unit	Notes
ODT Input high level	VIHODT	0.75*VDD2	VDD2+0.2	V	
ODT Input low level	VILODT	-0.2	0.25*VDD2	V	



7.4. Single Ended Output Slew Rate

Figure - Single Ended Output Slew Rate Definition




Table - Output Slew Rate (Single-ended)

Parameter	Symbol	Va	Units	
i didiletei	Syllibol	Min (Note 1)	Max (Note 2)	Offics
Single-ended Output Slew Rate (VOH = VDDQ/3)	SRQse	3.5	9.0	V/ns
Output slew-rate matching ratio (Rise to Fall)		0.8	1.2	

Description: SR: Slew Rate

Q: Query Output (like in DQ, which stands for Data-in, Query-Output)

se: Single-ended Signals

- 1 Measured with output reference load.
- 2 The ratio of pull-up to pull-down slew rate is specified for the same temperature and voltage, over the entire temperature and voltage range. For a given output, it represents the maximum difference between pull-up and pull-down drivers due to process variation.
- 3 The output slew rate for falling and rising edges is defined and measured between VOL(AC)=0.2*VOH(DC) and VOH(AC)= 0.8*VOH(DC).
- 4 Slew rates are measured under average SSO conditions, with 50% of DQ signals per data byte switching.



7.5. Differential Output Slew Rate

Figure - Differential Output Slew Rate Definition




Table - Differential Output Slew Rate

Parameter	Symbol	Va	lue	Units
T didiffecter	Jymbor	Min (Note 1)	Max (Note 2)	Oilles
Differential Output Slew Rate (VOH = VDDQ/3)	SRQdiff	7	18	V/ns

Description: SR: Slew Rate

Q: Query Output (like in DQ, which stands for Data-in, Query-Output)

diff: Differential Signals

- 1 Measured with output reference load.
- 2 The output slew rate for falling and rising edges is defined and measured between VOL(AC)=-0.8*VOH(DC) and VOH(AC)= 0.8*VOH(DC).
- 3 Slew rates are measured under average SSO conditions, with 50% of DQ signals per data byte switching.




7.6. Overshoot and Undershoot Specification for LVSTL

Table - AC Overshoot / Undershoot Specification

Parameter	Value	Units
Maximum peak amplitude allowed for overshoot area	0.3	V
Maximum peak amplitude allowed for undershoot area	0.3	V
Maximum overshoot area above VDD/VDDQ	0.1	V-ns
Maximum undershoot area below VSS/VSSQ	0.1	V-ns

- 1. VDD stands for VDD2 for CA[5:0], CK_t, CK_c, CS_n, CKE and ODT. VDD stands for VDDQ for DQ, DMI, DQS_t and DQS_c.
- 2. VSS stands for VSS for CA[5:0], CK_t, CK_c, CS_n, CKE and ODT. VSS stands for VSSQ for DQ, DMI, DQS_t and DQS_c.
- 3. Maximum peak amplitude values are referenced from actual VDD and VSS values.
- 4. Maximum area values are referenced from maximum operating VDD and VSS values.

Figure - AC Overshoot and Undershoot Definition






7.7. LVSTL Driver Output Timing Reference Load

These 'Timing Reference Loads' are not intended as a precise representation of any particular system environment or a depiction of the actual load presented by a production tester. System designers should use IBIS or other simulation tools to correlate the timing reference load to a system environment. Manufacturers correlate to their production test conditions, generally one or more coaxial transmission lines terminated at the tester electronics.

Figure - Driver Output Reference Load for Timing and Slew Rate



Note: 1. All output timing parameter values (like t_{DQSCK} , t_{DQSQ} , t_{QHS} , t_{HZ} , t_{RPRE} etc.) are reported with respect to this reference load. This reference load is also used to report slew rate.

REV 1.0 207 **DLI Memory, Inc.** 08/2023



7.8. LVSTL (Low Voltage Swing Terminated Logic) IO System

LVSTL I/O cell is comprised of pull-up, pull-down driver and a terminator. The basic cell is shown in figure below.

PULL-UP

PULL-DOWN

DQ

ODT

Enabled when receiving

Figure - LVSTL I/O Cell


To ensure that the target impedance is acheived the LVSTL I/O cell is designed to calibrated as following procedure.

- 1) First calibrate the pull-down device against a 240 Ohm resister to VDDQ via the ZQ pin.
- Set Strength Control to minimum setting
- Increase drive strength until comparator detects data bit is less than VOH.
- NMOS pull-down device is calibrated to 240 Ohms

Figure - Pull-down calibration

VDDQ

I




- 2) Then calibrate the pull-up device against the calibrated pull-down device.
- Set VOH target and NMOS controller ODT replica via MRS (VOH can be automatically controlled by ODT MRS)

REV 1.0 208 **DLI Memory, Inc.** 08/2023



- Set Strength Control to minimum setting
- Increase drive strength until comparator detects data bit is grater than VOH target
- NMOS pull-up device is now calibrated to VOH target

Figure - Pull-up calibration





8. Input/Output Capacitance

Table - Input/Output Capacitance

Parameter	Symbol	Min/Max	4266-533	Unit	Note	
Input capacitance, CK t and CK c	CCK	Min	0.5	рF	1,2	
input capacitance, cit_t and cit_e	CCR	Max	0.9	Pi	1,2	
Input capacitance delta, CK_t and CK_c	CDCK	Min	0.0	pF	1,2,3	
input capacitance delta, CK_t and CK_c	CDCK	Max	0.09	Pi	1,2,3	
Input capacitance, all other input-only pins	CI	Min	0.5	pF	1,2,4	
Input capacitance, all other input-only pins	Ci	Max	0.9	יק	1,2,7	
Input capacitance delta, all other input-only pins	CDI	Min	-0.1	рF	1,2,5	
input capacitance delta, all other input-only pins	CDI	Max	0.1	יק	1,2,3	
Input/output capacitance, DQ, DMI, DQS_t, DQS_c	CIO	Min	0.7	pF	1,2,6	
input/output capacitance, bQ, birit, bQS_t, bQS_t	CIO	Max	1.3	Pi	1,2,0	
Input/output capacitance delta, DOS t and DOS c	CDDQS	Min	0.0	pF	1,2,7	
input/output capacitance delta, bQ5_t and bQ5_t	CDDQ3	Max	0.1	יק	1,2,7	
Input/output capacitance delta, DQ and DM	CDIO	Min	-0.1	pF	1,2,8	
input/output capacitance delta, bQ and bit	CDIO	Max	0.1	וא	1,2,0	
Input/Output Capacitance ZO	CZQ	Min	0.0	pF	1 2	
Impay Suspas capacitance 2Q	CZQ	Max	5.0	Pi	1,2	

- 1. This parameter applies to die device only (does not include package capacitance).
- This parameter is not subject to production test. It is verified by design and characterization. The capacitance is measured according to JEP147 (Procedure for measuring input capacitance using a vector network analyzer (VNA) with VDD1, VDD2, VDDQ, VSS, VSSQ applied and all other pins floating.
- 3. Absolute value of CCK_t . CCK_c.
- 4. CI applieds to CS_n, CKE, CA0~CA5.
- 5. CDI = CI . $0.5 * (CCK_t + CCK_c)$
- 6. DMI loading matches DQ and DQS.
- 7. Absolute value of CDQS_t and CDQS_c.
- 8. CDIO = CIO . $0.5 * (CDQS_t + CDQS_c)$ in byte-lane.



9. IDD Specification Parameters and Test Conditions

9.1. IDD Measurement Conditions

The following definitions are used within the IDD measurement tables unless stated otherwise:

LOW: $VIN \le VIL(DC)$ MAX HIGH: $VIN \ge VIH(DC)$ MIN

STABLE: Inputs are stable at a HIGH or LOW level

SWITCHING: See following tables for switching definition of signals.

Table - Definition of switching for CA input signals

			Sw	itching for	CA			
CK_t edge	R1	R2	R3	R4	R5	R6	R7	R8
CKE	HIGH	HIGH	HIGH	HIGH	HIGH	HIGH	HIGH	HIGH
CS	LOW	LOW	LOW	LOW	LOW	LOW	LOW	LOW
CA0	HIGH	LOW	LOW	LOW	LOW	HIGH	HIGH	HIGH
CA1	HIGH	HIGH	HIGH	LOW	LOW	LOW	LOW	HIGH
CA2	HIGH	LOW	LOW	LOW	LOW	HIGH	HIGH	HIGH
CA3	HIGH	HIGH	HIGH	LOW	LOW	LOW	LOW	HIGH
CA4	HIGH	LOW	LOW	LOW	LOW	HIGH	HIGH	HIGH
CA5	HIGH	HIGH	HIGH	LOW	LOW	LOW	LOW	HIGH

Notes:

- 1. CS must always be driven LOW.
- 2. 50% of CA bus is changing between HIGH and LOW once per clock for the CA bus.
- 3. The above pattern is used continuously during IDD measurement for IDD values that require switching on the CA bus.

Table - CA pattern for IDD4R for BL=16

Clock Cycle Number	CKE	CS	Command	CAO	CA1	CA2	CA3	CA4	CA5
N	HIGH	HIGH	Read-1	L	Н	L	L	L	L
N+1	HIGH	LOW	Neau-1	L	Н	L	L	L	L
N+2	HIGH	HIGH	CAS-2	L	Н	L	L	Н	L
N+3	HIGH	LOW	CA3-2	L	L	L	L	L	L
N+4	HIGH	LOW	Deselect	L	L	L	L	L	L
N+5	HIGH	LOW	Deselect	L	L	L	L	L	L
N+6	HIGH	LOW	Deselect	L	L	L	L	L	L
N+7	HIGH	LOW	Deselect	L	L	L	L	L	L
N+8	HIGH	HIGH	Read-1	L	Н	L	L	L	L
N+9	HIGH	LOW	Neau-1	L	Н	L	L	Н	L
N+10	HIGH	HIGH	CAS-2	L	Н	L	L	Н	Н
N+11	HIGH	LOW	CA3-2	Н	Н	Н	Н	Н	Н
N+12	HIGH	LOW	Deselect	L	L	L	L	L	L
N+13	HIGH	LOW	Deselect	L	L	L	L	L	L
N+14	HIGH	LOW	Deselect	L	L	L	L	L	L
N+15	HIGH	LOW	Deselect	L	L	L	L	L	L

- 1. BA[2:0] = 010, C[9:4] = 000000 or 111111, Burst Order C[3:2] = 00 or 11 (Same as LPDDR3 IDD4R Spec)
- 2. Difference from LPDDR3 Spec : CA pins are kept low with DES CMD to reduce ODT current.



Clock Cycle Number	CKE	CS	Command	CAO	CA1	CA2	CA3	CA4	CA5
N	HIGH	HIGH	Write-1	L	L	Н	L	L	L
N+1	HIGH	LOW	WILE-1	L	Н	L	L	L	L
N+2	HIGH	HIGH	CAS-2	L	Н	L	L	Н	L
N+3	HIGH	LOW	CA3-2	L	L	L	L	L	L
N+4	HIGH	LOW	Deselect	L	L	L	L	L	L
N+5	HIGH	LOW	Deselect	L	L	L	L	L	L
N+6	HIGH	LOW	Deselect	L	L	L	L	L	L
N+7	HIGH	LOW	Deselect	L	L	L	L	L	L
N+8	HIGH	HIGH	Write-1	L	L	Н	L	L	L
N+9	HIGH	LOW	WIICE I	L	Н	L	L	Н	L
N+10	HIGH	HIGH	CAS-2	L	Н	L	L	Н	Н
N+11	HIGH	LOW	CAS Z	L	L	Н	Н	Н	Н
N+12	HIGH	LOW	Deselect	L	L	L	L	L	L
N+13	HIGH	LOW	Deselect	L	L	L	L	L	L
N+14	HIGH	LOW	Deselect	L	L	L	L	L	L
N+15	HIGH	LOW	Deselect	L	L	L	L	L	L

Table - CA pattern for IDD4W for BL=16

- 1. BA[2:0] = 010, C[9:4] = 000000 or 111111 (Same as LPDDR3 IDD4W Spec.)
- 2. Difference from LPDDR3 Spec:
 - 1-No burst ordering
 - 2-CA pins are kept low with DES CMD to reduce ODT current.

Table - Data Pattern for IDD4W (DBI off) for BL=16

					F case	•				No. of
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	1′s
BL0	1	1	1	1	1	1	1	1	0	8
BL1	1	1	1	1	0	0	0	0	0	4
BL2	0	0	0	0	0	0	0	0	0	0
BL3	0	0	0	0	1	1	1	1	0	4
BL4	0	0	0	0	0	0	1	1	0	2
BL5	0	0	0	0	1	1	1	1	0	4
BL6	1	1	1	1	1	1	0	0	0	6
BL7	1	1	1	1	0	0	0	0	0	4
BL8	1	1	1	1	1	1	1	1	0	8
BL9	1	1	1	1	0	0	0	0	0	4
BL10	0	0	0	0	0	0	0	0	0	0
BL11	0	0	0	0	1	1	1	1	0	4
BL12	0	0	0	0	0	0	1	1	0	2
BL13	0	0	0	0	1	1	1	1	0	4
BL14	1	1	1	1	1	1	0	0	0	6
BL15	1	1	1	1	0	0	0	0	0	4
										•
BL16	1	1	1	1	1	1	0	0	0	6



				DBI OF	F case					No. of
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	1′s
BL17	1	1	1	1	0	0	0	0	0	4
BL18	0	0	0	0	0	0	1	1	0	2
BL19	0	0	0	0	1	1	1	1	0	4
BL20	0	0	0	0	0	0	0	0	0	0
BL21	0	0	0	0	1	1	1	1	0	4
BL22	1	1	1	1	1	1	1	1	0	8
BL23	1	1	1	1	0	0	0	0	0	4
BL24	0	0	0	0	0	0	1	1	0	2
BL25	0	0	0	0	1	1	1	1	0	4
BL26	1	1	1	1	1	1	0	0	0	6
BL27	1	1	1	1	0	0	0	0	0	4
BL28	1	1	1	1	1	1	1	1	0	8
BL29	1	1	1	1	0	0	0	0	0	4
BL30	0	0	0	0	0	0	0	0	0	0
BL31	0	0	0	0	1	1	1	1	0	4
No. of 1's	16	16	16	16	16	16	16	16		

- 1. Simplified pattern compared with last showing.
- 2. Same data pattern was applied to DQ[4], DQ[5], DQ[6], DQ[7] for reducing complexity for IDD4W/R pattern programming.

Table - Data Pattern for IDD4R (DBI off) for BL=16

				DBI OF	FF case					No. of
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	1′s
BL0	1	1	1	1	1	1	1	1	0	8
BL1	1	1	1	1	0	0	0	0	0	4
BL2	0	0	0	0	0	0	0	0	0	0
BL3	0	0	0	0	1	1	1	1	0	4
BL4	0	0	0	0	0	0	1	1	0	2
BL5	0	0	0	0	1	1	1	1	0	4
BL6	1	1	1	1	1	1	0	0	0	6
BL7	1	1	1	1	0	0	0	0	0	4
BL8	1	1	1	1	1	1	1	1	0	8
BL9	1	1	1	1	0	0	0	0	0	4
BL10	0	0	0	0	0	0	0	0	0	0
BL11	0	0	0	0	1	1	1	1	0	4
BL12	0	0	0	0	0	0	1	1	0	2
BL13	0	0	0	0	1	1	1	1	0	4
BL14	1	1	1	1	1	1	0	0	0	6
BL15	1	1	1	1	0	0	0	0	0	4
BL16	1	1	1	1	1	1	1	1	0	8
BL17	1	1	1	1	0	0	0	0	0	4
BL18	0	0	0	0	0	0	0	0	0	0
BL19	0	0	0	0	1	1	1	1	0	4



DBI OFF case										
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	1′s
BL20	1	1	1	1	1	1	0	0	0	6
BL21	1	1	1	1	0	0	0	0	0	4
BL22	0	0	0	0	0	0	1	1	0	2
BL23	0	0	0	0	1	1	1	1	0	4
BL24	0	0	0	0	0	0	0	0	0	0
BL25	0	0	0	0	1	1	1	1	0	4
BL26	1	1	1	1	1	1	1	1	0	8
BL27	1	1	1	1	0	0	0	0	0	4
BL28	0	0	0	0	0	0	1	1	0	2
BL29	0	0	0	0	1	1	1	1	0	4
BL30	1	1	1	1	1	1	0	0	0	6
BL31	1	1	1	1	0	0	0	0	0	4
No. of 1's	16	16	16	16	16	16	16	16		

Table - Data Pattern for IDD4W (DBI on) for BL=16

DBI ON case											
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	1′s	
BL0	0	0	0	0	0	0	0	0	1	1	
BL1	1	1	1	1	0	0	0	0	0	4	
BL2	0	0	0	0	0	0	0	0	0	0	
BL3	0	0	0	0	1	1	1	1	0	4	
BL4	0	0	0	0	0	0	1	1	0	2	
BL5	0	0	0	0	1	1	1	1	0	4	
BL6	0	0	0	0	0	0	1	1	1	3	
BL7	1	1	1	1	0	0	0	0	0	4	
BL8	0	0	0	0	0	0	0	0	1	1	
BL9	1	1	1	1	0	0	0	0	0	4	
BL10	0	0	0	0	0	0	0	0	0	0	
BL11	0	0	0	0	1	1	1	1	0	4	
BL12	0	0	0	0	0	0	1	1	0	2	
BL13	0	0	0	0	1	1	1	1	0	4	
BL14	0	0	0	0	0	0	1	1	1	3	
BL15	1	1	1	1	0	0	0	0	0	4	
						•	•			•	
BL16	0	0	0	0	0	0	1	1	1	3	
BL17	1	1	1	1	0	0	0	0	0	4	
BL18	0	0	0	0	0	0	1	1	0	2	
BL19	0	0	0	0	1	1	1	1	0	4	
BL20	0	0	0	0	0	0	0	0	0	0	
BL21	0	0	0	0	1	1	1	1	0	4	
BL22	0	0	0	0	0	0	0	0	1	1	
BL23	1	1	1	1	0	0	0	0	0	4	

^{1.} Same data pattern was applied to DQ[4], DQ[5], DQ[6], DQ[7] for reducing complexity for IDD4W/R pattern programming.



DBI ON case										
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	1′s
BL24	0	0	0	0	0	0	1	1	0	2
BL25	0	0	0	0	1	1	1	1	0	4
BL26	0	0	0	0	0	0	1	1	1	3
BL27	1	1	1	1	0	0	0	0	0	4
BL28	0	0	0	0	0	0	0	0	1	1
BL29	1	1	1	1	0	0	0	0	0	4
BL30	0	0	0	0	0	0	0	0	0	0
BL31	0	0	0	0	1	1	1	1	0	4
No. of 1's	8	8	8	8	8	8	16	16	8	

Table - Data Pattern for IDD4R (DBI on) for BL=16

DBI ON case											
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	1′s	
BL0	0	0	0	0	0	0	0	0	1	1	
BL1	1	1	1	1	0	0	0	0	0	4	
BL2	0	0	0	0	0	0	0	0	0	0	
BL3	0	0	0	0	1	1	1	1	0	4	
BL4	0	0	0	0	0	0	1	1	0	2	
BL5	0	0	0	0	1	1	1	1	0	4	
BL6	0	0	0	0	0	0	1	1	1	3	
BL7	1	1	1	1	0	0	0	0	0	4	
BL8	0	0	0	0	0	0	0	0	1	1	
BL9	1	1	1	1	0	0	0	0	0	4	
BL10	0	0	0	0	0	0	0	0	0	0	
BL11	0	0	0	0	1	1	1	1	0	4	
BL12	0	0	0	0	0	0	1	1	0	2	
BL13	0	0	0	0	1	1	1	1	0	4	
BL14	0	0	0	0	0	0	1	1	1	3	
BL15	1	1	1	1	0	0	0	0	0	4	
BL16	0	0	0	0	0	0	0	0	1	1	
BL17	1	1	1	1	0	0	0	0	0	4	
BL18	0	0	0	0	0	0	0	0	0	0	
BL19	0	0	0	0	1	1	1	1	0	4	
BL20	0	0	0	0	0	0	1	1	1	3	
BL21	1	1	1	1	0	0	0	0	0	4	
BL22	0	0	0	0	0	0	1	1	0	2	
BL23	0	0	0	0	1	1	1	1	0	4	
BL24	0	0	0	0	0	0	0	0	0	0	
BL25	0	0	0	0	1	1	1	1	0	4	
BL26	0	0	0	0	0	0	0	0	1	1	
BL27	1	1	1	1	0	0	0	0	0	4	

^{1.} Green colored cells are DBI enabled burst.



DBI ON case										
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	1′s
BL28	0	0	0	0	0	0	1	1	0	2
BL29	0	0	0	0	1	1	1	1	0	4
BL30	0	0	0	0	0	0	1	1	1	3
BL31	1	1	1	1	0	0	0	0	0	4
No. of 1's	8	8	8	8	8	8	16	16	8	

Table - CA pattern for IDD4R for BL=32

Clock Cycle Number	CKE	CS	Command	CAO	CA1	CA2	CA3	CA4	CA5
N	HIGH	HIGH	Dood 1	L	Н	L	L	L	L
N+1	HIGH	LOW	Read-1	L	Н	L	L	L	L
N+2	HIGH	HIGH	CAC 2	L	Н	L	L	Н	L
N+3	HIGH	LOW	CAS-2	L	L	L	L	L	L
N+4	HIGH	LOW	Deselect	L	L	L	L	L	L
N+5	HIGH	LOW	Deselect	L	L	L	L	L	L
N+6	HIGH	LOW	Deselect	L	L	L	L	L	L
N+7	HIGH	LOW	Deselect	L	L	L	L	L	L
N+8	HIGH	LOW	Deselect	L	L	L	L	L	L
N+9	HIGH	LOW	Deselect	L	L	L	L	L	L
N+10	HIGH	LOW	Deselect	L	L	L	L	L	L
N+11	HIGH	LOW	Deselect	L	L	L	L	L	L
N+12	HIGH	LOW	Deselect	L	L	L	L	L	L
N+13	HIGH	LOW	Deselect	L	L	L	L	L	L
N+14	HIGH	LOW	Deselect	L	L	L	L	L	L
N+15	HIGH	LOW	Deselect	L	L	L	L	L	L
N+16	HIGH	HIGH	Read-1	L	Н	L	L	L	L
N+17	HIGH	LOW	Keau-1	L	Н	L	L	L	L
N+18	HIGH	HIGH	CAS-2	L	Н	L	L	Н	Н
N+19	HIGH	LOW	CA3-2	Н	Н	L	Н	Н	Н
N+20	HIGH	LOW	Deselect	L	L	L	L	L	L
N+21	HIGH	LOW	Deselect	L	L	L	L	L	L
N+22	HIGH	LOW	Deselect	L	L	L	L	L	L
N+22	HIGH	LOW	Deselect	L	L	L	L	L	L
N+23	HIGH	LOW	Deselect	L	L	L	L	L	L
N+24	HIGH	LOW	Deselect	L	L	L	L	L	L
N+25	HIGH	LOW	Deselect	L	L	L	L	L	L
N+26	HIGH	LOW	Deselect	L	L	L	L	L	L
N+27	HIGH	LOW	Deselect	L	L	L	L	L	L
N+28	HIGH	LOW	Deselect	L	L	L	L	L	L
N+29	HIGH	LOW	Deselect	L	L	L	L	L	L
N+30	HIGH	LOW	Deselect	L	L	L	L	L	L
N+31	HIGH	LOW	Deselect	L	L	L	L	L	L

^{1.} Green colored cells are DBI enabled burst.

^{1.} BA[2:0] = 010, C[9:5] = 00000 or 11111, Burst Order C[4:2] = 000 or 111



Table - CA pattern for IDD4W for BL=32

Clock Cycle Number	CKE	CS	Command	CAO	CA1	CA2	CA3	CA4	CA5
N	HIGH	HIGH	Write-1	L	L	Н	L	L	L
N+1	HIGH	LOW	MIIIG-1	L	Н	L	L	L	L
N+2	HIGH	HIGH	CAS-2	L	Н	L	L	Н	L
N+3	HIGH	LOW	CA3-2	L	L	L	L	L	L
N+4	HIGH	LOW	Deselect	L	L	L	L	L	L
N+5	HIGH	LOW	Deselect	L	L	L	L	L	L
N+6	HIGH	LOW	Deselect	L	L	L	L	L	L
N+7	HIGH	LOW	Deselect	L	L	L	L	L	L
N+8	HIGH	LOW	Deselect	L	L	L	L	L	L
N+9	HIGH	LOW	Deselect	L	L	L	L	L	L
N+10	HIGH	LOW	Deselect	L	L	L	L	L	L
N+11	HIGH	LOW	Deselect	L	L	L	L	L	L
N+12	HIGH	LOW	Deselect	L	L	L	L	L	L
N+13	HIGH	LOW	Deselect	L	L	L	L	L	L
N+14	HIGH	LOW	Deselect	L	L	L	L	L	L
N+15	HIGH	LOW	Deselect	L	L	L	L	L	L
N+16	HIGH	HIGH	Write-1	L	L	Н	L	L	L
N+17	HIGH	LOW	write-1	L	Н	L	L	Н	L
N+18	HIGH	HIGH	CAS-2	L	Н	L	L	Н	Н
N+19	HIGH	LOW	CAS-2	L	L	L	Н	Н	Н
N+20	HIGH	LOW	Deselect	L	L	L	L	L	L
N+21	HIGH	LOW	Deselect	L	L	L	L	L	L
N+22	HIGH	LOW	Deselect	L	L	L	L	L	L
N+22	HIGH	LOW	Deselect	L	L	L	L	L	L
N+23	HIGH	LOW	Deselect	L	L	L	L	L	L
N+24	HIGH	LOW	Deselect	L	L	L	L	L	L
N+25	HIGH	LOW	Deselect	L	L	L	L	L	L
N+26	HIGH	LOW	Deselect	L	L	L	L	L	L
N+27	HIGH	LOW	Deselect	L	L	L	L	L	L
N+28	HIGH	LOW	Deselect	L	L	L	L	L	L
N+29	HIGH	LOW	Deselect	L	L	L	L	L	L
N+30	HIGH	LOW	Deselect	L	L	L	L	L	L
N+31	HIGH	LOW	Deselect	L	L	L	L	L	L

Table - Data Pattern for IDD4W (DBI off) for BL=32

				DBI OF	F case					No. of
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	1′s
BL0	1	1	1	1	1	1	1	1	0	8
BL1	1	1	1	1	0	0	0	0	0	4

REV 1.0 217 *DLI Memory, Inc.* 08/2023

^{1.} BA[2:0] = 010, C[9:5] = 00000 or 11111



DBI OFF case											
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	1′s	
BL2	0	0	0	0	0	0	0	0	0	0	
BL3	0	0	0	0	1	1	1	1	0	4	
BL4	0	0	0	0	0	0	1	1	0	2	
BL5	0	0	0	0	1	1	1	1	0	4	
BL6	1	1	1	1	1	1	0	0	0	6	
BL7	1	1	1	1	0	0	0	0	0	4	
BL8 BL9	1	1	1	1	1	1	1	1	0	8	
BL10	0	0	0	0	0	0	0	0	0	4 0	
BL10 BL11	0	0	0	0	1	1	1	1	0	4	
BL11	0	0	0	0	0	0	1	1	0	2	
BL13	0	0	0	0	1	1	1	1	0	4	
BL13	1	1	1	1	1	1	0	0	0	6	
BL15	1	1	1	1	0	0	0	0	0	4	
5215		_	-								
BL16	1	1	1	1	1	1	0	0	0	6	
BL17	1	1	1	1	0	0	0	0	0	4	
BL18	0	0	0	0	0	0	1	1	0	2	
BL19	0	0	0	0	1	1	1	1	0	4	
BL20	0	0	0	0	0	0	0	0	0	0	
BL21	0	0	0	0	1	1	1	1	0	4	
BL22	1	1	1	1	1	1	1	1	0	8	
BL23	1	1	1	1	0	0	0	0	0	4	
BL24	0	0	0	0	0	0	1	1	0	2	
BL25	0	0	0	0	1	1	1	1	0	4	
BL26	1	1	1	1	1	1	0	0	0	6	
BL27	1	1	1	1	0	0	0	0	0	4	
BL28	1	1	1	1	1	1	1	1	0	8	
BL29	1	1	1	1	0	0	0	0	0	4	
BL30	0	0	0	0	0	0	0	0	0	0	
BL31	0	0	0	0	1	1	1	1	0	4	
DI 22		4	4	4	4	4	4	4			
BL32	1	1	1	1	1	1	1	1	0	8	
BL33 BL34	0	1	0	0	0	0	0	0	0	4	
BL34 BL35	0	0	0	0	0	1	1	1	0	0 4	
BL35	0	0	0	0	0	0	1	1	0	2	
BL36	0	0	0	0	1	1	1	1	0	4	
BL37 BL38	1	1	1	1	1	1	0	0	0	6	
BL39	1	1	1	1	0	0	0	0	0	4	
BL40	1	1	1	1	1	1	1	1	0	8	
BL41	1	1	1	1	0	0	0	0	0	4	
BL42	0	0	0	0	0	0	0	0	0	0	
BL43	0	0	0	0	1	1	1	1	0	4	
BL44	0	0	0	0	0	0	1	1	0	2	



	DBI OFF case												
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	1′s			
BL45	0	0	0	0	1	1	1	1	0	4			
BL46	1	1	1	1	1	1	0	0	0	6			
BL47	1	1	1	1	0	0	0	0	0	4			
BL48	1	1	1	1	1	1	0	0	0	6			
BL49	1	1	1	1	0	0	0	0	0	4			
BL50	0	0	0	0	0	0	1	1	0	2			
BL51	0	0	0	0	1	1	1	1	0	4			
BL52	0	0	0	0	0	0	0	0	0	0			
BL53	0	0	0	0	1	1	1	1	0	4			
BL54	1	1	1	1	1	1	1	1	0	8			
BL55	1	1	1	1	0	0	0	0	0	4			
BL56	0	0	0	0	0	0	1	1	0	2			
BL57	0	0	0	0	1	1	1	1	0	4			
BL58	1	1	1	1	1	1	0	0	0	6			
BL59	1	1	1	1	0	0	0	0	0	4			
BL60	1	1	1	1	1	1	1	1	0	8			
BL61	1	1	1	1	0	0	0	0	0	4			
BL62	0	0	0	0	0	0	0	0	0	0			
BL63	0	0	0	0	1	1	1	1	0	4			
No. of 1's	32	32	32	32	32	32	32	32					

Table - Data Pattern for IDD4R (DBI off) for BL=32

DBI OFF case												
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	1′s		
BL0	1	1	1	1	1	1	1	1	0	8		
BL1	1	1	1	1	0	0	0	0	0	4		
BL2	0	0	0	0	0	0	0	0	0	0		
BL3	0	0	0	0	1	1	1	1	0	4		
BL4	0	0	0	0	0	0	1	1	0	2		
BL5	0	0	0	0	1	1	1	1	0	4		
BL6	1	1	1	1	1	1	0	0	0	6		
BL7	1	1	1	1	0	0	0	0	0	4		
BL8	1	1	1	1	1	1	1	1	0	8		
BL9	1	1	1	1	0	0	0	0	0	4		
BL10	0	0	0	0	0	0	0	0	0	0		
BL11	0	0	0	0	1	1	1	1	0	4		
BL12	0	0	0	0	0	0	1	1	0	2		
BL13	0	0	0	0	1	1	1	1	0	4		
BL14	1	1	1	1	1	1	0	0	0	6		
BL15	1	1	1	1	0	0	0	0	0	4		

^{1.} Simplified pattern compared with last showing. Same data pattern was applied to DQ[4], DQ[5], DQ[6], DQ[7] for reducing complexity for IDD4W/R pattern programming.



DBI OFF case DO[7] DO[6] DO[5] DO[4] DO[3] DO[2] DO[1] DO[0] DBI											
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	1′s	
BL16	1	1	1	1	1	1	1	1	0	8	
BL17	1	1	1	1	0	0	0	0	0	4	
BL18	0	0	0	0	0	0	0	0	0	0	
BL19	0	0	0	0	1	1	1	1	0	4	
BL20	1	1	1	1	1	1	0	0	0	6	
BL21	1	1	1	1	0	0	0	0	0	4	
BL22	0	0	0	0	0	0	1	1	0	2	
BL23	0	0	0	0	1	1	1	1	0	4	
BL24	0	0	0	0	0	0	0	0	0	0	
BL25 BL26	0	0	0	0	1	1	1	1	0	4	
BL26 BL27	1	1	1	1	0	0	0	0	0	8	
BL27	0	0	0	0	0	0	1	1	0	2	
BL28	0	0	0	0	1	1	1	1	0	4	
BL30	1	1	1	1	1	1	0	0	0	6	
BL31	1	1	1	1	0	0	0	0	0	4	
DEST				_					_	'	
BL32	1	1	1	1	1	1	1	1	0	8	
BL33	1	1	1	1	0	0	0	0	0	4	
BL34	0	0	0	0	0	0	0	0	0	0	
BL35	0	0	0	0	1	1	1	1	0	4	
BL36	0	0	0	0	0	0	1	1	0	2	
BL37	0	0	0	0	1	1	1	1	0	4	
BL38	1	1	1	1	1	1	0	0	0	6	
BL39	1	1	1	1	0	0	0	0	0	4	
BL40	1	1	1	1	1	1	1	1	0	8	
BL41	1	1	1	1	0	0	0	0	0	4	
BL42	0	0	0	0	0	0	0	0	0	0	
BL43	0	0	0	0	1	1	1	1	0	4	
BL44	0	0	0	0	0	0	1	1	0	2	
BL45	0	0	0	0	1	1	1	1	0	4	
BL46	1	1	1	1	1	1	0	0	0	6	
BL47	1	1	1	1	0	0	0	0	0	4	
DI 40											
BL48	1	1	1	1	1	1	1	1	0	8	
BL49	1	1	1	1	0	0	0	0	0	4	
BL50	0	0	0	0	0	0	0	0	0	0	
BL51	0	0	0	0	1	1	0	0	0	4	
BL52 BL53	1		1	1	0	1 0	0	0	0	6	
BL53 BL54	0	0	0	0	0	0	1	1	0	2	
BL54 BL55	0	0	0	0	1	1	1	1	0	4	
BL55	0	0	0	0	0	0	0	0	0	0	
BL56 BL57	0	0	0	0	1	1	1	1	0	4	
BL57	1	1	1	1	1	1	1	1	0	8	
DLJO	1	1	1	1	1	1	1	1	U	0	



DBI OFF case													
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	1′s			
BL59	1	1	1	1	0	0	0	0	0	4			
BL60	0	0	0	0	0	0	1	1	0	2			
BL61	0	0	0	0	1	1	1	1	0	4			
BL62	1	1	1	1	1	1	0	0	0	6			
BL63	1	1	1	1	0	0	0	0	0	4			
No. of 1's	32	32	32	32	32	32	32	32					

Table - Data Pattern for IDD4W (DBI on) for BL=32

DBI ON case DO[7] DO[6] DO[6]												
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	1′s		
BL0	0	0	0	0	0	0	0	0	1	1		
BL1	1	1	1	1	0	0	0	0	0	4		
BL2	0	0	0	0	0	0	0	0	0	0		
BL3	0	0	0	0	1	1	1	1	0	4		
BL4	0	0	0	0	0	0	1	1	0	2		
BL5	0	0	0	0	1	1	1	1	0	4		
BL6	0	0	0	0	0	0	1	1	1	3		
BL7	1	1	1	1	0	0	0	0	0	4		
BL8	0	0	0	0	0	0	0	0	1	1		
BL9	1	1	1	1	0	0	0	0	0	4		
BL10	0	0	0	0	0	0	0	0	0	0		
BL11	0	0	0	0	1	1	1	1	0	4		
BL12	0	0	0	0	0	0	1	1	0	2		
BL13	0	0	0	0	1	1	1	1	0	4		
BL14	0	0	0	0	0	0	1	1	1	3		
BL15	1	1	1	1	0	0	0	0	0	4		
		•	•	•	•	•	•	•	•			
BL16	0	0	0	0	0	0	1	1	1	3		
BL17	1	1	1	1	0	0	0	0	0	4		
BL18	0	0	0	0	0	0	1	1	0	2		
BL19	0	0	0	0	1	1	1	1	0	4		
BL20	0	0	0	0	0	0	0	0	0	0		
BL21	0	0	0	0	1	1	1	1	0	4		
BL22	0	0	0	0	0	0	0	0	1	1		
BL23	1	1	1	1	0	0	0	0	0	4		
BL24	0	0	0	0	0	0	1	1	0	2		
BL25	0	0	0	0	1	1	1	1	0	4		
BL26	0	0	0	0	0	0	1	1	1	3		
BL27	1	1	1	1	0	0	0	0	0	4		
BL28	0	0	0	0	0	0	0	0	1	1		
BL29	1	1	1	1	0	0	0	0	0	4		
BL30	0	0	0	0	0	0	0	0	0	0		
BL31	0	0	0	0	1	1	1	1	0	4		

 $^{1.} Same \ data \ pattern \ was \ applied \ to \ DQ[4], \ DQ[5], \ DQ[6], \ DQ[7] \ for \ reducing \ complexity \ for \ IDD4W/R \ pattern \ programming.$



DBI ON case												
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	1′s		
BL32	0	0	0	0	0	0	0	0	1	1		
BL33	1	1	1	1	0	0	0	0	0	4		
BL34	0	0	0	0	0	0	0	0	0	0		
BL35	0	0	0	0	1	1	1	1	0	4		
BL36	0	0	0	0	0	0	1	1	0	2		
BL37	0	0	0	0	1	1	1	1	0	4		
BL38	0	0	0	0	0	0	1	1	1	3		
BL39	1	1	1	1	0	0	0	0	0	4		
BL40	0	0	0	0	0	0	0	0	1	1		
BL41	1	1	1	1	0	0	0	0	0	4		
BL42	0	0	0	0	0	0	0	0	0	0		
BL43	0	0	0	0	1	1	1	1	0	4		
BL44	0	0	0	0	0	0	1	1	0	2		
BL45	0	0	0	0	1	1	1	1	0	4		
BL46	0	0	0	0	0	0	1	1	1	3		
BL47	1	1	1	1	0	0	0	0	0	4		
BL48	0	0	0	0	0	0	1	1	1	3		
BL49	1	1	1	1	0	0	0	0	0	4		
BL50	0	0	0	0	0	0	1	1	0	2		
BL51	0	0	0	0	1	1	1	1	0	4		
BL52	0	0	0	0	0	0	0	0	0	0		
BL53	0	0	0	0	1	1	1	1	0	4		
BL54	0	0	0	0	0	0	0	0	1	1		
BL55	1	1	1	1	0	0	0	0	0	4		
BL56	0	0	0	0	0	0	1	1	0	2		
BL57	0	0	0	0	1	1	1	1	0	4		
BL58	0	0	0	0	0	0	1	1	1	3		
BL59	1	1	1	1	0	0	0	0	0	4		
BL60	0	0	0	0	0	0	0	0	1	1		
BL61	1	1	1	1	0	0	0	0	0	4		
BL62	0	0	0	0	0	0	0	0	0	0		
BL63	0	0	0	0	1	1	1	1	0	4		
No. of 1's	16	16	16	16	16	16	32	32	16			

Table - Data Pattern for IDD4R (DBI on) for BL=32

DBI ON case											
	DQ[7] DQ[6] DQ[5] DQ[4] DQ[3] DQ[2] DQ[1] DQ[0] DBI										
BL0	0	0	0	0	0	0	0	0	1	1	
BL1	1	1	1	1	0	0	0	0	0	4	
BL2	0	0	0	0	0	0	0	0	0	0	

^{1.} Green colored cells are DBI enabled burst.



DBI ON case											
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	1′s	
BL3	0	0	0	0	1	1	1	1	0	4	
BL4	0	0	0	0	0	0	1	1	0	2	
BL5	0	0	0	0	1	1	1	1	0	4	
BL6	0	0	0	0	0	0	1	1	1	3	
BL7	1	1	1	1	0	0	0	0	0	4	
BL8	0	0	0	0	0	0	0	0	1	1	
BL9	1	1	1	1	0	0	0	0	0	4	
BL10	0	0	0	0	0	0	0	0	0	0	
BL11 BL12	0	0	0	0	0	0	1	1	0	2	
BL12	0	0	0	0	1	1	1	1	0	4	
BL13	0	0	0	0	0	0	1	1	1	3	
BL15	1	1	1	1	0	0	0	0	0	4	
DLIJ	1	1	1	1	U	U	U	U	U		
BL16	0	0	0	0	0	0	0	0	1	1	
BL17	1	1	1	1	0	0	0	0	0	4	
BL18	0	0	0	0	0	0	0	0	0	0	
BL19	0	0	0	0	1	1	1	1	0	4	
BL20	0	0	0	0	0	0	1	1	1	3	
BL21	1	1	1	1	0	0	0	0	0	4	
BL22	0	0	0	0	0	0	1	1	0	2	
BL23	0	0	0	0	1	1	1	1	0	4	
BL24	0	0	0	0	0	0	0	0	0	0	
BL25	0	0	0	0	1	1	1	1	0	4	
BL26	0	0	0	0	0	0	0	0	1	1	
BL27	1	1	1	1	0	0	0	0	0	4	
BL28	0	0	0	0	0	0	1	1	0	2	
BL29	0	0	0	0	1	1	1	1	0	4	
BL30	0	0	0	0	0	0	1	1	1	3	
BL31	1	1	1	1	0	0	0	0	0	4	
בכ ום	0	0	0	0	0	0	0	0	1	1	
BL32							0		0	1	
BL33 BL34	0	0	0	0	0	0	0	0	0	0	
BL35	0	0	0	0	1	1	1	1	0	4	
BL36	0	0	0	0	0	0	1	1	0	2	
BL37	0	0	0	0	1	1	1	1	0	4	
BL38	0	0	0	0	0	0	1	1	1	3	
BL39	1	1	1	1	0	0	0	0	0	4	
BL40	0	0	0	0	0	0	0	0	1	1	
BL41	1	1	1	1	0	0	0	0	0	4	
BL42	0	0	0	0	0	0	0	0	0	0	
BL43	0	0	0	0	1	1	1	1	0	4	
BL44	0	0	0	0	0	0	1	1	0	2	
BL45	0	0	0	0	1	1	1	1	0	4	



DBI ON case													
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	1′s			
BL46	0	0	0	0	0	0	1	1	1	3			
BL47	1	1	1	1	0	0	0	0	0	4			
BL48	0	0	0	0	0	0	0	0	1	1			
BL49	1	1	1	1	0	0	0	0	0	4			
BL50	0	0	0	0	0	0	0	0	0	0			
BL51	0	0	0	0	1	1	1	1	0	4			
BL52	0	0	0	0	0	0	1	1	1	3			
BL53	1	1	1	1	0	0	0	0	0	4			
BL54	0	0	0	0	0	0	1	1	0	2			
BL55	0	0	0	0	1	1	1	1	0	4			
BL56	0	0	0	0	0	0	0	0	0	0			
BL57	0	0	0	0	1	1	1	1	0	4			
BL58	0	0	0	0	0	0	0	0	1	1			
BL59	1	1	1	1	0	0	0	0	0	4			
BL60	0	0	0	0	0	0	1	1	0	2			
BL61	0	0	0	0	1	1	1	1	0	4			
BL62	0	0	0	0	0	0	1	1	1	3			
BL63	1	1	1	1	0	0	0	0	0	4			
No. of 1's	16	16	16	16	16	16	32	32	16				

^{1.} Green colored cells are DBI enabled burst.



9.2. IDD Specifications

IDD values are for the entire operating voltage range, and all of them are for the entire standard range, with the exception of IDD6ET which is for the entire extended temperature range. The values described below is the specification for 2ch based measurement

Table - LPDDR4 IDD Specification Parameters and Operating Conditions

		Power	peruting out			
Parameter/Condition	Symbol	Supply	3200	3733	Units	Notes
Operating one bank active-precharge current:	IDD0 ₁	VDD1	24.	00	mA	
tCK = tCKmin; tRC = tRCmin;	IDD0 ₂	VDD2	50.	00	mA	
CKE is HIGH;						
CS is LOW between valid commands;						
CA bus inputs are switching;	IDD0 _O	VDDQ	3.0	00	mA	3
Data bus inputs are stable;	Y					
ODT disabled						
Idle power-down standby current:	IDD2P ₁	VDD1	0.4	10	mA	
tCK = tCKmin;	IDD2P ₂	VDD2	2.0	50	mA	
CKE is LOW;	_					
CS is LOW;						
All banks are idle;	10000	\/DDG	0			2
CA bus inputs are switching;	IDD2P _Q	VDDQ	0.	10	mA	3
Data bus inputs are stable;						
ODT disabled						
Idle power-down standby current with clock stop:	IDD2PS ₁	VDD1	0.4	10	mA	
CK_t =LOW, CK_c =HIGH;	IDD2PS ₂	VDD2	2.0	50	mA	
CKE is LOW;						
CS is LOW;						
All banks are idle;	IDDADC	VDDO	0	0	A	3
CA bus inputs are stable;	IDD2PS _Q	VDDQ	0.1	10	mA	3
Data bus inputs are stable						
ODT disabled						
Idle non power-down standby current:	IDD2N ₁	VDD1	0.4	10	mA	
tCK = tCKmin;	IDD2N ₂	VDD2	30.	00	mA	
CKE is HIGH;						
CS is LOW;						
All banks are idle;	IDD3N	VDDO	3.0	00	m 1	3
CA bus inputs are switching;	IDD2N _Q	VDDQ	3.0	JO	mA	3
Data bus inputs are stable						
ODT disabled						
Idle non power-down standby current with clock stopped:	IDD2NS ₁	VDD1	0.4		mA	
CK_t=LOW; CK_c=HIGH;	IDD2NS ₂	VDD2	24.	00	mA	
CKE is HIGH;						
CS is LOW;						
All banks are idle;	IDD2NS _O	VDDO	3.0	00	mA	3
CA bus inputs are stable;	IDDZNSQ	VDDQ	3.0	JO	IIIA	3
Data bus inputs are stable						
ODT disabled						
Active power-down standby current:	IDD3P ₁	VDD1	6.0	00	mA	
tCK = tCKmin;	IDD3P ₂	VDD2	6.0	00	mA	
CKE is LOW;						
CS is LOW;						
One bank is active;	10030	VDDO	0	0	^	,
CA bus inputs are switching;	IDD3P _Q	VDDQ	0.	LU	mA	3
Data bus inputs are stable						
ODT disabled						



Parameter/Condition	Symbol	Power Supply	3200	3733	Units	Notes
Active power-down standby current with clock stop:	IDD3PS ₁	VDD1	6.	00	mA	
CK_t=LOW, CK_c=HIGH;	IDD3PS ₂	VDD2	6.	00	mA	
CKE is LOW;	_					
CS is LOW;						
One bank is active;	IDD3DC	VDDO	0	10	m 1	4
CA bus inputs are stable;	IDD3PS _Q	VDDQ	U.	10	mA	4
Data bus inputs are stable						
ODT disabled						
Active non-power-down standby current:	IDD3N ₁	VDD1	6.	00	mA	
tCK = tCKmin;	IDD3N ₂	VDD2	30	.00	mA	
CKE is HIGH;						
CS is LOW;						
One bank is active;	IDD3N	VDDO	2	00	Л	4
CA bus inputs are switching;	IDD3N _Q	VDDQ	3.	00	mA	4
Data bus inputs are stable						
ODT disabled						
Active non-power-down standby current with clock stopped:	IDD3NS ₁	VDD1	6.	00	mA	
CK_t=LOW, CK_c=HIGH;	IDD3NS ₂	VDD2	24	.00	mA	
CKE is HIGH;	10031102	VUUZ			11171	
CS is LOW;						
One bank is active;						
CA bus inputs are stable;	$IDD3NS_Q$	VDDQ	3.	00	mA	4
Data bus inputs are stable						
ODT disabled						
Operating burst READ current:	IDD4R ₁	VDD1	16.00	17.00	mA	
tCK = tCKmin;	IDD4R ₂	VDD2	320.00	360.00	mA	
CS is LOW between valid commands;	באדטטונ	VDDZ	320.00	300.00	IIIA	
One bank is active;						
BL = 16 or 32; RL = RL(MIN);						
CA bus inputs are switching;	IDD4R _Q	VDDQ	140.00	144.00	mA	5
50% data change each burst transfer						
ODT disabled						
Operating burst WRITE current:	IDD4W ₁	VDD1	16.00	17.00	mA	
tCK = tCKmin;	IDD4W ₂	VDD2	300.00	340.00	mA	
CS is LOW between valid commands;	TUUTW2	VDDZ	300.00	370.00	IIIA	
One bank is active;						
BL = 16 or 32; WL = WLmin;						
CA bus inputs are switching;	IDD4W _Q	VDDQ	2.00	2.00	mA	4
50% data change each burst transfer						
ODT disabled						
All-bank REFRESH Burst current:	IDD5 ₁	VDD1	65	.00	mA	
tCK = tCKmin;						
CKE is HIGH between valid commands;	IDD5 ₂	VDD2	113	5.00	mA	
tRC = tRFCabmin;						
Burst refresh;						
CA bus inputs are switching;	IDD5 _Q	VDDQ	3.	00	mA	4
Data bus inputs are stable;	`					
ODT disabled						
All-bank REFRESH Average current:	IDD5AB ₁	VDD1	1	00	mA	
tCK = tCKmin;	1					
CKE is HIGH between valid commands;	IDD5AB ₂	VDD2	30	.00	mA	
trc = trefi;						
,		\ /D.E. 5	=			
CA bus inputs are switching;	IDD5AB _Q	VDDQ	3.	00	mA	4
Data bus inputs are stable; ODT disabled						
OD F disabled						



Parameter/Condition	Symbol	Power Supply	3200	3733	Units	Notes
Per-bank REFRESH Average current:	IDD5PB ₁	VDD1	4.0	00	mA	
tCK = tCKmin;	IDD5PB ₂	VDD2	30.	00	mA	
CKE is HIGH between valid commands; tRC = tREFI/8; CA bus inputs are switching; Data bus inputs are stable; ODT disabled	IDD5PB _Q	VDDQ	3.0	00	mA	4
Self refresh current (85°C):	IDD6 ₁	VDD1	2.0	00	mA	6,7,8,10
CK_t=LOW, CK_c=HIGH;	IDD6 ₂	VDD2	5.0	00	mA	6,7,8,10
CKE is LOW; CA bus inputs are stable; Data bus inputs are stable; ODT disabled	IDD6 _Q	VDDQ	0.:	10	mA	4,6,7,8,10
Self refresh current (25°C):	IDD6 ₁	VDD1	0.2	20	mA	6,7,8,10
CK_t=LOW, CK_c=HIGH;	IDD6 ₂	VDD2	0.3	30	mA	6,7,8,10
CKE is LOW; CA bus inputs are stable; Data bus inputs are stable; ODT disabled	IDD6 _Q	VDDQ	0.0	01	mA	4,6,7,8,10
Self refresh current (95°C):	IDD6ET ₁	VDD1	4.7	70	mA	6,7,8,10
CK_t=LOW, CK_c=HIGH;	IDD6ET ₂	VDD2	9.4	40	mA	6,7,8,10
CKE is LOW; CA bus inputs are stable; Data bus inputs are stable; ODT disabled	IDD6ET _Q	VDDQ	0.0	02	mA	4,6,7,8,10
Self refresh current (105°C):	IDD6ET ₁	VDD1	4.7	70	mA	6,7,8,10
CK_t=LOW, CK_c=HIGH;	IDD6ET ₂	VDD2	9.0	50	mA	6,7,8,10
CKE is LOW; CA bus inputs are stable; Data bus inputs are stable; ODT disabled	IDD6ET _Q	VDDQ	0.0	02	mA	4,6,7,8,10
Self refresh current (125°C):	IDD6ET ₁	VDD1	4.8	30	mA	6,7,8,10
CK_t=LOW, CK_c=HIGH;	IDD6ET ₂	VDD2	10.	60	mA	6,7,8,10
CKE is LOW; CA bus inputs are stable; Data bus inputs are stable; ODT disabled	IDD6ET _Q	VDDQ	0.0	04	mA	4,6,7,8,10

- 1. Published IDD values are the maximum of the distribution of the arithmetic mean.
- 2. ODT disabled: MR11[2:0] = 000B.
- 3. IDD current specifications are tested after the device is properly initialized.
- 4. Measured currents are the summation of VDDQ and VDD2.
- 5. Guaranteed by design with output load = 5pF and RON = 40 ohm.
- 6. The 1x Self-Refresh Rate is the rate at which the LPDDR4 device is refreshed internally during Self-Refresh, before going into the elevated Temperature range.
- 7. This is the general definition that applies to full array Self Refresh.
- 8. Supplier datasheets may contain additional Self Refresh IDD values for temperature subranges within the Standard or elevated Temperature Ranges.
- 9. For all IDD measurements, VIHCKE = 0.8 x VDD2, VILCKE = 0.2 x VDD2.
- 10. ALL IDD6 values are typical distribution of the arithmetic mean excepts for 85°C. (IDD6 85°C is guaranteed)
- 11. IDD6ET is a typical value, is sampled only, and is not tested.



10. Electrical Characteristics and AC Timings

10.1. AC Timing Parameters

Table - Core Parameters

Parameter	Symbol	min	Data Rate	Unit	
raiailletei	Symbol	max	533 1066 1600 2133 2667 3200 3733 4267	J OIIIL	Note
ACTIVE to ACTIVE command period	tRC	min	tRAS + tRPab (with all-bank precharge)	ns	
ACTIVE to ACTIVE command period	tic	1111111	tRAS + tRPpb (with per-bank precharge)	113	
Minimum Self-Refresh Time (Entry to Exit)	tSR	min	max(15ns, 3nCK)	ns	
Self Refresh exit to next valid command delay	tXSR	min	max(tRFCab + 7.5ns, 2nCK)	ns	
Exit power down to next valid command	tXP	min	max(7.5ns, 5nCK)	nc	
delay	LAP	111111	max(7.5ns, 5nck)	ns	
CAS to CAS delay	tCCD	min	8	tCK(avg)	2
CAS to CAS delay	tCCDMW	min	4 * tCCD	tCK(avg)	
Masked Write w/ECC	ICCDI*IVV	1111111	4 · tccb	ick(avg)	
Internal Read to Precharge command delay	tRTP	min	max(7.5ns, 8nCK)	ns	
RAS to CAS Delay	tRCD	min	max(18ns, 4nCK)	ns	
Row Precharge Time (single bank)	tRPpb	min	max(18ns,4nCK)	ns	
Row Precharge Time (all banks) - 8-bank	tRPab	min	max(21ns, 4nCK)	ns	
Row Active Time	tRAS	min	max(42ns, 3nCK)	ns	
Row Active Time	INAS	max	min(9 * tREFI * Refresh Rate, 70.2)	us	3
Write Recovery Time	tWR	min	max{18ns, 6nCK}	ns	
Write to Read Command Delay	tWTR	min	max(10ns, 8nCK)	ns	
Active bank A to Active bank B	tRRD	min	max(10ns, 4ncK) max(7.5ns, 4ncK)	ns	
Precharge to Precharge Delay	tPPD	min	4	tCK	
Four Bank Activate Window	tFAW	min	40	ns	

- 1. Precharge to precharge timing restriction does not apply to Auto-Precharge commands.
- 2. The value is based on BL16. For BL32 need additional 8 tCK(avg) delay.
- 3. Refresh Rate is specified by MR4 OP[2:0].

Table - Clock timings

Parameter	Symbol	min max		LPDDR4 2400	LPDDR4 3200	LPDDR4 3733	LPDDR4 4200	Unit	Note
Clock Timing									
Average Clock Period	tCK(avg)	min	1.25	0.833	0.625	0.536	0.467	ns	
Average clock i chou	tcit(uvg)	max	100	100	100	100	100	113	
Average high pulse width	tCH(avg)	min	0.46	0.46	0.46	0.46	tbd	tCK(avg)	
Average high paise width	(Cri(uvg)	max	0.54	0.54	0.54	0.54	tbd	tcit(uvg)	
Average low pulse width	tCL(avg)	min	0.46	0.46	0.46	0.46	tbd	tCK(avg)	
Average low pulse width	(CL(avg)	max	0.54	0.54	0.54	0.54	tbd	ick(avg)	
Absolute Clock Period	tCK(abs)	min		tCK(avg)	min + tJIT	(per)min		ns	
Absolute Clock Fellou	ick(abs)	max			-			115	
Absolute clock HIGH pulse width	tCH(abs)	min	0.43	0.43	0.43	0.43	tbd	tCK(avg)	
Absolute clock High pulse width	(Cri(abs)	max	0.57	0.57	0.57	0.57	tbd	ick(avg)	
Absolute clock LOW pulse width	tCL(abs)	min	0.43	0.43	0.43	0.43	tbd	tCK(avg)	
Absolute clock LOW pulse width	(CL(abs)	max	0.57	0.57	0.57	0.57	tbd	ick(avg)	
Clock Period Jitter	tJIT(per)	min	-70	-50	-40	-40	tbd	nc	
Clock Fellou Jillei	or (bei)	max	70	50	40	40	tbd	ps	
Maximum Clock Jitter between two consecutive clock	+1IT/cc)	min			-	•		no	
cycles	tJIT(cc)	max	140	100	80	80	tbd	ps	



Table - ZQ Calibration timings

Parameter	Symbol						DDR4 3200	DDR4 4267	Unit	Note
ZQ Calibration Time	tZQCAL	min				1			us	
ZQ Calibration Latch Quiet Time	tZQLAT	min		n	nax(30r	ıs, 8nCl	<)		ns	
Calibration Reset Time	tZQRESET	min		n	nax(50r	ıs, 3nCl	<)		ns	

Table - DQ Tx Voltage and Timings (Read Timing parameters)

		min	1600/	2133/					
Parameter	Symbol	max	1867	2400	3200	3733	4266	Unit	Note
Data Timing				•		•		•	•
DQS_t,DQS_c to DQ Skew	tDQSQ	max			0.18			UI	1
DQ output hold time total from	tOH	min		mi	n(tQSH, tQ	CI \		UI	1
DQS_t, DQS_c (DBI-Disabled)	ιQΠ	1111111		1111	π(ιζοπ, ιζ	SL)		01	1
DQ output window time total, per	tQW total	min	0.75	0.73	0.7	0.7	0.7	UI	1,4
pin (DBI-Disabled)	· -	1111111	0.75	0.73	0.7	0.7	0.7	01	1,4
DQ output window time deterministic, per pin (DBI-	+OW di	min	tbd	tbd	tbd	tbd	tbd	UI	1 / 2
Disabled)	tQW_dj	1111111	tbu	tbu	LDU	tbu	tbu	01	1,4,3
DQS_t, DQS_c to DQ Skew total, per group, per ac-	tDQSQ DBI	may		•	0.18	•		UI	1
cess (DBI-Enabled)	เมนูงน_มณ	max				01	1		
DQ output hold time total from DQS_t, DQS_c (DBI-	+OUL DDI	min (+OCH DRI +OCH DRI)					117	-	
enabled)	tQH_DBI	min	min min(tQSH_DBI, tQSL_DBI)					UI	1
DQ output window time total, per pin (DBI-enabled)	tQW_total_DBI	min	nin 0.75 0.73 0.7 0.7 0.7					UI	1,4
Read preamble	tRPRE	min		•	1.8	•		tCK(avg)	
Read postamble	tRPST	min			0.4			tCK(avg)	
Extended Read postamble	tRPSTE	min			1.4			tCK(avg)	
DQS Low-impedance time from CK_t, CK_c	tLZ(DQS)	min			CK) + tDQS			ps	
December 2011 and 1011 or 2017 or 20	u=(5 45)				(Max) x tCk			Po	
DQS High-impedance time from CK_t, CK_c	tHZ(DQS)	max			CK) + tDQS			ps	
	, -,				(Max) x tCl				
DQ Low-impedance time from CK_t, CK_c	tLZ(DQ)	min		(RL x tCK)				ps	
DQ High-impedance time from CK_t, CK_c	tHZ(DQ)	max	(RL	x tCK) + tD	• ,	,	мах)	ps	
Data Strobe Timing	,	igsquare		+ (BL	./2 x tCK) -	Tuups			
		min			1.5			1	1
DQS output access time from CK/CK#	tDQSCK	max			3.5			ns	8
DQSCK Temperature Drift	tDQSCK_temp	max			4			ps/C	9
DQSCK Volgate Drift	tDQSCK_volt	max 7					ps/mV	10	
CK to DQS Rank to Rank variation	tDQSCK_rank2rank	ink max 1.0					ns	11,12	
DQS Output Low Pulse Width (DBI Disabled)	tQSL	min		t	CL(abs)-0.0)5		tCK(avg)	4,5
DQS Output High Pulse Width (DBI Disabled)	tQSH	min		to	CH(abs)-0.0	05		tCK(avg)	4,6
DQS Output Low Pulse Width (DBI Enabled)	tQSL_DBI	min tCL(abs)-0.045						tCK(avg)	5,7
DQS Output High Pulse Width (DBI Enabled)	tQSH_DBI	min		tC	CH(abs)-0.0	145		tCK(avg)	6,7

- 1.DQ to DQS differential jitter where the total includes the sum of deterministic and random timing terms for a specified BER. BER spec and measurement method are tbd.
- 2. The deterministic component of the total timing. Measurement method tbd.
- 3. This parameter will be characterized and guaranteed by design.
- 4.This parameter is function of input clock jitter. These values assume the min tCH(abs) and tCL(abs). When the input clock jitter min tCH(abs) and tCL(abs) is 0.44 or greater of tck(avg) the min value of tQSL will be tCL(abs)-0.04 and tQSH will be tCH(abs) 0.04
- 5.tQSL describes the instantaneous differential output low pulse width on DQS_t DQS_c, as measured from on falling edge to the next consecutive rising edge
- 6.tQSH describes the instantaneous differential output high pulse width on DQS_t DQS_c, as measured from on falling edge to the next consecutive rising edge
- 7. This parameter is function of input clock jitter. These values assume the min tCH(abs) and tCL(abs).
- 8. Includes DRAM process, voltage and temperature variation. It includes the AC noise impact for frequencies > 20 MHz and max



- voltage of 45 mV pk-pk from DC-20 MHz at a fixed temperature on the package. The volage supply noise must comply to the component Min-Max DC Operating conditions.
- 9. tDQSCK_temp max delay variation as a function of Temperature.
- 10. tDQSCK_volt max delay variation as a function of DC voltage variation for VDDQ and VDD2. tDQSCK_volt should be used to calculate timing variation due to VDDQ and VDD2 noise < 20 MHz. Host controller do not need to account for any variation due to VDDQ and VDD2 noise > 20 MHz. The voltage supply noise must comply to the component Min-Max DC Operating conditions. The voltage variation is defined as the Max[abs{tDQSCKmin@V1-tDQSCKmax@V2}, abs{tDQSCKmax@V1-tDQSCKmin@V2}]/ abs{V1-V2}. For tester measurement VDDQ = VDD2 is assumed.
- 11. The same voltage and temperature are applied to tDQS2CK_rank2rank.
- 12. tDQSCK_rank2rank parameter is applied to multi-ranks per byte lane within a package consisting of the same design dies.
- 13. UI=tCK(avg)min/2

Table - DQ Rx Voltage and Timing Parameters (Write Timing Parameters)

Symbol	Parameter	min max	1600/1867 ^{A)}	2133/2400	3200	3733	4266	Unit	Note
VdIVW_total	Rx Mask voltage p-p total	max	140	140	140	140	120	mV	1,2,3,5
TdIVW_total	Rx timing window total (At VdIVW voltage levels)	max	0.22	0.22	0.25	0.25	0.25	UI	1,2,4,5
VHIL_AC	DQ AC input pulse amplitude p-p	min	180	180	180	180	170	mV	7,15
TdIPW	DQ input pulse width (At Vcent_DQ)	min	0.45	0.45	0.45	0.45	0.45	UI	8
TDQS2DQ	DQ to DQS offset	min	200	200	200	200	200	ps	9
		max	800	800	800	800	800	7 23	
	DQ to DQ offset	max	30	30	30	30	30	ps	10
TDQS2DQ_temp	DQ to DQS offset temperature variation	max	0.6	0.6	0.6	0.6	0.6	ps/°C	11
TDQS2DQ_volt	DQ to DQS offset voltage variation	max	33	33	33	33	33	ps/50mV	12
TDQS2DQ_rank2rank	DQ to DQS offset rank to rank	max	200	200	200	200	200	ps	17,18
tDQSS	Write command to 1st DQS latching	min			0.75	•		tCK(avg)	
tDQ55	transition	max			1.25			tck(avg)	
tDQSH	DQS input high-level width	min			0.4			tCK(avg)	
tDQSL	DQS input low-level width	min			0.4			tCK(avg)	
tDSS	DQS falling edge to CK setup time	min			0.2			tCK(avg)	
tDSH	DQS falling edge hold time from CK	min			0.2			tCK(avg)	
tWPRE	Write preamble	min			1.8			tCK(avg)	
tWPST	0.5 tCK Write postamble	min			0.4			tCK(avg)	
tWPSTE	1.5 tCK Write postamble	min			1.4			tCK(avg)	
SRIN dIVW	Input slew rate over	min	1	1	1	1	1	V/ns	13
SKIIV_UIVW	VdIVW_total	max	7	7	7	7	7	v/115	13

- 1. Data Rx mask voltage and timing parameters are applied per pin and includes the DRAM DQ to DQS voltage AC noise impact for frequencies >250KHz at a fixed temperature on the package. The voltage supply noise must comply to the component Min-Max DC operating conditions.
- 2. The design specification is a BER <tbd. The BER will be characterized and extrapolated if necessary using a dual dirac method.
- 3. Rx mask voltage VdIVW total(max) must be centered around Vcent_DQ(pin_mid).
- 4. Rx differential DQ to DQS jitter total timing window at the VdIVW voltage levels.
- 5. Defined over the DQ internal Vref range. The Rx mask at the pin must be within the internal Vref DQ range irrespective of the input signal common mode.
- 6. Deterministic component of the total Rx mask voltage or timing. Parameter will be characterized and guaranteed by design. Measurement method tbd
- 7. DQ only input pulse amplitude into the receiver must meet or exceed VIHL AC at any point over the total UI. No timing requirement above level. VIHL AC is the peak to peak voltage centered around Vcent_DQ(pin_mid) such that VIHL_AC/2 min must be met both above and below Vcent_DQ.
- 8. DQ only minimum input pulse width defined at the $Vcent_DQ(pin_mid)$.
- 9. DQ to DQS offset is within byte from DRAM pin to DRAM internal latch. Includes all DRAM process, voltage and temperature variation.
- 10. DQ to DQ offset defined within byte from DRAM pin to DRAM internal latch for a given component.
- 11. TDQS2DQ max delay variation as a function of temperature.
- 12. TDQS2DQ max delay variation as a function of the DC voltage variation for VDDQ and VDD2.

REV 1.0 230 **DLI Memory, Inc.** 08/2023




- 13. Input slew rate over VdIVW Mask centered at Vcent_DQ(pin_mid).
- 14. Rx mask defined for a one pin toggling with other DQ signals in a steady state.
- 15. VIHL_AC does not have to be met when no transitions are occurring.
- 16. The same voltage and temperature are applied to tDQS2DQ_rank2rank.
- 17. tDQS2DQ_rank2rank parameter is applied to multi-ranks per byte lane within a package consisting of the same design dies.
- A. The following Rx voltage and timing requirements apply for all DQ operating frequencies at or below 1600 for all speed bins. The timing parameters in UI can be converted to absolute time values where tck(avg)min/2= 625ps for DQ=1600. For example the TdIVW_total(ps) =0.22*625ps= 137.5ps.

Table - Self-Refresh Timing Parameters

Parameter	Symbol	min max	DDR4 533		1600	2133	2667	3200	DDR4 3733		Unit	Note
Delay from Self Refresh Entry to CKE Input Low	tESCKE	min			m	nax(1.7	5ns,3tCl	K)			tCK	1
Minimum Self-Refresh Time (Entry to Exit)	tSR min max(15ns, 3nCK)						tCK	1				
Self refresh exit to next valid command delay	tXSR	min			max(tF	RFCab -	+ 7.5ns,	2nCK)			tCK	1,2

Note

1. Delay time has to satisfy both analog time(ns) and clock count(tCK). It means that tESCKE will not expire until CK has toggled through at least 3 full cycles (3 *tCK) and 1.75ns has transpired. The case which 3tCK is applied to is shown below.



2. MRR-1, CAS-2, SRX, MPC, MRW-1, and MRW-2 commands (except PASR bank/segment setting) are only allowed during this period.

Table - Command Address Input Parameters

Symbol	Parameter	min max	DQ-1333 ^{A)}	DQ-1600/ 1867	DQ-3200	DQ-3733	DQ-4266	Unit	Note
VcIVW	Rx Mask voltage p-p	max	175	175	155	155	145	mV	1,2,4
tcIVW	Rx timing window	max	0.3	0.3	0.3	0.3	0.3	UI	1,2,3,4
VIHL_AC	CA AC input pulse amplitude pk-pk	min	210	210	190	190	180	mV	5,8
TcIPW	CA input pulse width	min	0.55	0.55	0.6	0.6	0.6	UI	6
SRIN cIVW	Input slew rate over VcIVW	min	1	1	1	1	1	V/ns	7
Sidiv_civv	input siew rate over vervv	max	7	7	7	7	7	V/113	,

Notes:

- 1. CA Rx mask voltage and timing parameters at the pin including voltage and temperature drift.
- 2. Rx mask voltage VcIVW total(max) must be centered around Vcent_CA(pin mid).
- 3. Rx differential CA to CK jitter total timing window at the VcIVW voltage levels.
- 4. Defined over the CA internal Vref range. The Rx mask at the pin must be within the internal Vref CA range irrespective of the input signal common mode.
- 5. CA only input pulse signal amplitude into the receiver must meet or exceed VIHL AC at any point over the total UI. No timing requirement above level. VIHL AC is the peak to peak voltage centered around Vcent_CA(pin mid) such that VIHL_AC/2 min must be met both above and below Vcent_CA.
- 6. CA only minimum input pulse width defined at the Vcent_CA(pin mid).

REV 1.0 231 *DLI Memory, Inc.* 08/2023



- 7. Input slew rate over VcIVW Mask centered at Vcent_CA(pin mid).
- 8. VIHL_AC does not have to be met when no transitions are occurring.
- 9. UI=tCK(avg)min/2
- A. The following Rx voltage and timing requirements apply for DQ operating frequencies at or below 1333 for all speed bins. The timing parameters in UI can be converted to absolute time values where tck(avg)min= 1.5ns for DQ=1333. For example the TcIVW(ps) = 0.3*1.5ns=450ps.

Table - Boot Parameters

Parameter	Symbol	min max				DDR4 3200	DDR4 4267	Unit	Note
Clock Cycle Time	tCKb	min		Note	2 1, 2			ns	
Clock Cycle Time	CCRD	max		Note	2 1, 2			113	
Address & Control Input Setup Time	tISb	min		11	.50			ps	
Address & Control Input Hold Time	tIHb	min		11	.50			ps	
DQS Output Data Access Time from CK/CK#	tDQSCKb	min			2			ns	
DQS Output Data Access Time from City City	tDQSCKD	max		1	.0			113	
Data Strobe Edge to Output Data Edge tDQSQb	tDQSQb	max		1	.2			ns	

Notes

- 1. Min tCKb guaranteed by DRAM test is 18ns.
- 2. The system may boot at a higher frequency than dictated by min tCKb. The higher boot frequency is system dependent

Table - Mode Register Parameters

Parameter	Symbol	min max	DDR4 1066					DDR4 4267	Unit	Note
Additional time after tXP has expired until the MRR command may be issued	tMRRI	min			tRCD -	+ 3nCK			ns	
MODE REGISTER Write command period	tMRW	min		m	ax(10n	s, 10nC	K)		ns	
MODE REGISTER Read command period	tMRR	min			8	3			nCK	
Mode Register Write Set Command Delay	tMRD	min		m	ax(14n	s, 10nC	K)		ns	

Table - VRCG Enable/Disable Timing

Parameter	Symbol	min max				DDR4 3200	DDR4 4267	Unit	Note
VREF high current mode enable time	tVRCG_Enable	max		20	00			ns	
VREF high current mode disable time	tVRCG_Disable	max		10	00			ns	

Table - Command Bus Training Parameters

Parameter	Symbol						_		DDR4 3733		Unit	Note
Clock and Command Valid after CKE Low	tCKELCK	min			r	max(5ns	s, 5nCK)			tCK	
Data Setup for Vref Training Mode	tDStrain	min				- 2	2				ns	
Data Hold for Vref Training Mode	tDHtrain	min					2				ns	
Asynchronous Data Read	tADR	max	20					ns				
CA Bus Training Command to CA Bus Training Command Delay	tCACD	min		RU(tADR/tCK)					tCK	2		
Valid Strobe Requirement before CKE Low	tDQSCKE	min				1	0				ns	1
First CA Bus Training Command Following CKE Low	tCAENT	min				25	50				ns	
Vref Step Time – multiple steps	tVrefCA_long	max	250					ns				
Vref Step Time – one step	tVrefCA_short	max						ns				
Valid Clock Requirement before CS High	tCKPRECS	min				2*tCK	+ tXP				-	
Valid Clock Requirement after CS High	tCKPSTCS	min			m	ax (7.5	ns, 5nC	K)			-	

REV 1.0 232 **DLI Memory, Inc.** 08/2023



Parameter	Symbol	min max					3200	DDR4 4267	Unit	Note
Minimum delay from CS to DQS toggle in command bus training	tCS_vref	min				2			tCK	
Minimum delay from CKE High to Strobe High Impedance	tCKEHDQS	min			1	10			ns	
Clock and Command valid before CKE HIGH	tCKCKEH	min		r	nax(1.75	ns,3nC	CK)		tCK	
CA Bus Training CKE High to DQ Tri-state	tMRZ	min			1	.5			ns	
ODT turn-on latency from CKE	tCKELODTon	min			2	20			ns	
ODT turn-off latency from CKE	tCKELODToff	min			2	20			ns	

- 1. DQS_t has to retain a low level during tDQSCKE period, as well as DQS_c has to retain a high level.
- If tCACD is violated, the data for samples which violate tCACD will not be available, except for the last sample (where tCACD after this sample is met). Valid data for the last sample will be available after tADR.

Parameter	Symbol	min max							DDR4 3733		Unit	Note
DQS_t/DQS_c delay after write leveling mode is programmed	tWLDQSEN	min				2	.0				tCK	
Write preamble for Write Leveling	tWLWPRE	min				2	.0				tCK	
First DQS_t/DQS_c edge after write leveling mode is programmed	tWLMRD	min	40						tCK			
Write leveling output delay	tWLO	min max				2	0.0				ns	
Valid Clock Requirement before DQS Toggle	tCKPRDQS	min			n	าax(7.5เ	าร, 4nCl	K)				
Valid Clock Requirement after DQS Toggle	tCKPSTDQS	min	max(7.5ns, 4nCK)									
Write leveling hold time	tWLH	min	150	150	150	100	100	75	75	50	ps	1,2
Write leveling setup time	tWLS	min	150	150	150	100	100	75	75	50	ps	1,2
Write leveling invalid window	tWLIVW	min	240	240	240	160	160	120	120	90	ps	1,2

Table - Write Leveling Parameters


Notes:

- In addition to the traditional setup and hold time specifications above, there is value in a invalid window based specification for write-leveling training. As the training is based on each device, worst case process skews for setup and hold do not make sense to close timing between CK and DQS.
- tWLIVW_Total is defined in a similar manner to tdIVW_Total, except that here it is a DQS invalid window with respect to CK. This would need to account for all VT (voltage and temperature) drift terms between CK and DQS within the DRAM that affect the write-leveling invalid window.

The DQS input mask for timing with respect to CK is shown in the following figure. The "total" mask (TdiVW_total) defines the time the input signal must not encroach in order for the DQS input to be successfully captured by CK with a BER of lower than tbd. The mask is a receiver property and it is not the valid data-eye.

Internal Composite DQS Eye

Figure - DQS_t/DQS_c and CK_t/CK_c at DRAM Latch



REV 1.0 233 **DLI Memory, Inc.** 08/2023



Table - Read Preamble Training Timings

Parameter	Symbol	min max	 DDR4 1066						Unit	Note
Delay from MRW command to DQS Driven out	tSDO	max		r	nax(12n	CK,20n	s)		tCK	1

Table - MPC [Write FIFO] AC Timing

Parameter	Symbol	min max			DDR4 2667		DDR4 4267	Unit	Note
Additional time after tXP has expired until MPC	tMPCWR	min		+DCD	+ 3nCK				
[Write FIFO] command may be issued	UNIFCVK	min		INCD -	T JIICK				

Table - DQS Interval Oscillator AC Timing

Parameter		min max	Value	Unit	Note
Delay time from OSC stop to Mode Register Readout	tOSCO	min	max(40ns,8nCK)	ns	

Table - Frequency Set Point Timing

Parameter	Symbol						3200	_	DDR4 4267	Unit	Note
	tFC_Short	min			2	00				ns	1
Frequency Set Point Switching Time	tFC_Middle	min			2	00				ns	1
	tFC_Long	min			2.	50				ns	1
Valid Clock Requirement after entering FSP change	tCKFSPE	min		rr	nax(7.5ı	ns, 4nC	:K)				
Valid Clock Requirement before 1st valid command	tCKFSPX	min		~	22V/7 E	ac 4nC	.K.)				
after FSP change	ICKFSPX	1111111		11	nax(7.5ı	15, 4110	Λ)				

Notes:

1. Frequency Set Point Switching Time depends on value of Vref(ca) setting: MR12 OP[5:0] and Vref(ca) Range: MR12 OP[6] of FSP-OP 0 and 1. The details are shown in Table "tFC value maping".

Additionally change of Frequency Set Point may affect Vref(dq) setting. Setting time of Vref(dq) level is same as Vref(ca) level.

Table - CA ODT setting timing

Parameter	Symbol	Min/Max	LPDDR4-1600/1866/2133/2400/3200/4266	Units	Note
ODT CA Value Update Time	tODTUP	Min	RU(tbd ns/tCK(avg))		

Table - Power Down Timing

Parameter	Symbol							DDR4 3733	DDR4 4267	Unit	Note
CKE minimum pulse width	tCKE	min			/av/7 5	ns,4nCl	<u> </u>				
(HIGH and LOW pulse width)	ICKL	1111111		,	/lax(7.5	115,71101	\)				
Delay from valid command to CKE input LOW	tCMDCKE	min		М	lax(1.75	ns,3nC	K)			ns	1
Valid Clock Requirement after CKE Input low	tCKELCK	min			Max(5r	s,5nCK)			ns	1
Valid CS Requirement before CKE Input Low	tCSCKE	min			1.	.75				ns	
Valid CS Requirement after CKE Input low	tCKELCS	min			Max(5n	s, 5nCK	()			ns	
Valid Clock Requirement before CKE Input High	tCKCKEH	min		M	ax(1.75	ins, 3nC	CK)			ns	1
Exit power- down to next valid command delay	tXP	min		M	1ax(7.5	ns, 5nC	K)			ns	1



Parameter	Symbol	min max					DDR4 3200	DDR4 4267	Unit	Note
Valid CS Requirement before CKE Input High	tCSCKEH	min			1.	75			ns	
Valid CS Requirement after CKE Input High	tCKEHCS	min		M	1ax(7.5r	ns, 5nC	K)		ns	
Valid Clock and CS Requirement after CKE Input low	tMRWCKEL	min		М	lax(14ns	1000	ν)		nc	1
after MRW Command		1111111		1*1	iax(1411	s, 1011C	K)		ns	1
Valid Clock and CS Requirement after CKE Input low	tZOCKE	min		M	ov/1 7E	nc 2nC	N)		nc	1
after ZQ Calibration Start Command	IZQCKE	min		1*1	ax(1.75	115, 3110	N)		ns	1

1. Delay time has to satisfy both analog time(ns) and clock count(nCK).

For example, tCMDCKE will not expire until CK has toggled through at least 3 full cycles (3 *tCK) and 1.75ns has transpired.

The case which 3nCK is applied to is shown below.

Figure - tCMDCKE Timing




Table - PPR Timing Parameters

	3				
Parameter	Symbol	LPD	DR4	Unit	Notes
i arameter	Symbol	Min	Max	Oilit	Notes
PPR Programming Time	tPGM	1000	-	ms	
PPR Exit Time	tPGM_Exit	15	-	ns	
New Address Setting Time	tPGMPST	50	-	us	

Table - Temperature Derating for AC timing

Parameter	Symbol		_		DDR4 2133		_	DDR4 4267	Unit	Note
DQS Output access time from CK_t/CK_c (derated)	tDQSCKd	max			36	00			ps	1
RAS-to-CAS delay (derated)	tRCDd	min			tRCD +	- 1.875			ns	1
Activate-to-Activate command period (derated)	tRCd	min			tRC +	- 3.75			ns	1
Row active time (derated)	tRASd	min			tras +	- 1.875			ns	1
Row precharge time (derated)	tRPd	min			tRP +	1.875			ns	1
Active bank A to Active bank B (derated)	tRRDd	min			trrd -	1.875			ns	1

Notes:

1. Timing derating applies for operation at 85°C to 125°C




10.2. CA Rx voltage and timing

The command and address(CA) including CS input receiver compliance mask for voltage and timing is shown in the figure below. All CA, CS signals apply the same compliance mask and operate in single data rate mode.

The CA input receiver mask for voltage and timing is shown in the figure below is applied across all CA pins. The receiver mask (Rx Mask) defines the area that the input signal must not encroach in order for the DRAM input receiver to be expected to be able to successfully capture a valid input signal; it is not the valid data-eye.

Figure - CA Receiver(Rx) mask TcIVW_total Rx Mask Vcent_CA(pin mid) VcIVW



Vcent_CA(pin avg) is defined as the midpoint between the largest Vcent_CA voltage level and the smallest Vcent_CA voltage level across all CA and CS pins for a given DRAM component. Each CA pin Vcent level is defined by the center, i.e. widest opening, of the cumulative data input eye as depicted in the above figure. This clarifies that any DRAM component level variation must be accounted for within the DRAM CA Rx mask. The component level Vref will be set by the

236 **REV 1.0** DLI Memory, Inc. 08/2023




system to account for Ron and ODT settings.

Figure - CA Timing at the DRAM pins

CK_t, CK_c Data-in at DRAM Pin

Minimum CA Eye center aligned



TcIVW for all CA signals is defined as centered on the CK t/CK c crossing at the DRAM pin.

All of the timing terms in figure 150 are measured from the CK_t/CK_c to the center(midpoint) of the TcIVW window taken at the VcIVW_total voltage levels centered around Vcent_CA(pin mid).





Figure - CA TcIPW and SRIN_cIVW definition (for each input pulse)

1. SRIN_cIVW=VcIVW_Total/(tr or tf), signal must be monotonic within tr and tf range.

1. SRIN_cIVW=VcIVW/(tr or tf), signal must be monotonic within tr and tf range.







10.3. DRAM Data Timing

Figure - Read data timing definitions tQH and tDQSQ across on DQ signals per DQS group





Figure - Read data timing tQW valid window defined per DQ signal



REV 1.0 239 **DLI Memory, Inc.** 08/2023



10.4. DQ Rx Voltage and Timing Definition

The DQ input receiver mask for voltage and timing is shown in figure below, is applied per pin. The "total" mask (VdIVW_total, TdiVW_total) defines the area the input signal must not encroach in order for the DQ input receiver to successfully capture an input signal with a BER of lower than TBD. The mask is a receiver property and it is not the valid data-eye.


Figure - DQ Receiver(Rx) mask

TdlVW_total

Rx Mask

VdlVW
Total

Figure - Across pin Vref DQ voltage variation




Vcent_DQ(pin_mid) is defined as the midpoint between the largest Vcent_DQ voltage level and the smallest Vcent_DQ voltage level across all DQ pins for a given DRAM component. Each DQ Vcent is defined by the center, i.e. widest opening, of the cumulative data input eye as depicted in the above figure. This clarifies that any DRAM component level variation must be accounted for within the DRAM Rx mask. The component level VREF will be set by the system to account for Ron and ODT settings.

REV 1.0 240 **DLI Memory, Inc.** 08/2023



Figure - DQ to DQS (tDQS2DQ and tDQDQ) Timings at the DRAM pins referenced from the internal latch




All of the timing terms in DQ to DQS t are measured from the DQS_t/DQS_c to the center(midpoint) of the TdIVW window taken at the VdIVW_total voltage levels centered around Vcent_DQ(pin_mid). In the above figure the timings at the pins are referenced with respect to all DQ signals center aligned to the DRAM internal latch. The data to data offset is defined as the difference between the min and max tDQS2DQ for a given component.

REV 1.0 241 *DLI Memory, Inc.* 08/2023



Figure - DQ TdIPW and SRIN_dIVW definition (for each input pulse)




Note

1. SRIN_dIVW=VdIVW_Total/(tr or tf), signal must be monotonic within tr and tf range.

Notes:

1. SRIN_dIVW-VdIVW_Total/(tr or tf), signal must be monotonic within tr and tf range.

Figure - DQ VIHL_AC definition (for each input pulse)





Revision History

Version	Description	Date	Remark
1.0	- Initial version	08/2023	Preliminary